SN74LVC1G80
- Available in the Texas Instruments NanoFree™ package
- Latch-up performance exceeds 100mA per JESD 78, Class II
- Supports 5V VCC operation
- Inputs accept voltages to 5.5V
- Supports down translation to VCC
- Maximum tpd of 4.2ns at 3.3V
- Low power consumption, 10µA maximum ICC
- ±24mA output drive at 3.3V
- Ioff supports partial-power-down mode and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, Class II
The SN74LVC1G80 device is a single positive-edge-triggered D-type flip-flop that is designed for 1.65V to 5.5V VCC operation.
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74LVC1G80 Single Positive-Edge-Triggered D-Type Flip-Flop datasheet (Rev. T) | PDF | HTML | 2026/8/13 | ||
| 應用說明 | Power-Up Behavior of Clocked Devices (Rev. B) | PDF | HTML | 2022/12/15 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
TIDA-00602 — 電動牙刷控制器參考設計
此參考設計使用我們的低電壓 H 橋馬達驅動器，整合低壓差 (LDO) 電壓穩壓器和超低功率微控制器 (MCU)，以展示電池供電電動牙刷的完整實作。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-SC70 (DCK) | 5 | Ultra Librarian |
| DSBGA (YZP) | 5 | Ultra Librarian |
| SOT-23 (DBV) | 5 | Ultra Librarian |