產品詳細資料

Technology family LVC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LVC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
SSOP (DB) 14 48.36 mm² (6.2 mm × 7.8 mm) WQFN (BQA) 14 7.5 mm² (3 mm × 2.5 mm) VQFN (RGY) 14 12.25 mm² (3.5 mm × 3.5 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm)
  • Latch-up performance exceeds 250mA per JESD 17
  • ESD protection exceeds JESD 22
    • 2000V Human-Body Model (A114-A)
    • 1000V Charged-Device Model (C101)
    • On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • SN74LVC08A operates from 1.65V to 3.6V
  • SN54LVC08A operates from 2.0V to 3.6V
  • SNx4LVC08A specified from –40°C to +85°C and –40°C to +125°C
  • SN54LVC08A specified from –55°C to +125°C
  • Inputs accept voltages to 5.5V
  • Max tpd of 4.1ns at 3.3V
  • Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) >2V at VCC = 3.3V, TA = 25°C
  • Latch-up performance exceeds 250mA per JESD 17
  • ESD protection exceeds JESD 22
    • 2000V Human-Body Model (A114-A)
    • 1000V Charged-Device Model (C101)
    • On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • SN74LVC08A operates from 1.65V to 3.6V
  • SN54LVC08A operates from 2.0V to 3.6V
  • SNx4LVC08A specified from –40°C to +85°C and –40°C to +125°C
  • SN54LVC08A specified from –55°C to +125°C
  • Inputs accept voltages to 5.5V
  • Max tpd of 4.1ns at 3.3V
  • Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) >2V at VCC = 3.3V, TA = 25°C

The SN54LVC08A quadruple 2-input positive-AND gate is designed for 2.7V to 3.6V VCC operation, and the SN74LVC08A quadruple 2-input positive-AND gate is designed for 1.65V to 3.6V VCC operation.

The SNx4LVC08A devices perform the Boolean function Y = A • B or Y = /A + /B in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

The SN54LVC08A quadruple 2-input positive-AND gate is designed for 2.7V to 3.6V VCC operation, and the SN74LVC08A quadruple 2-input positive-AND gate is designed for 1.65V to 3.6V VCC operation.

The SNx4LVC08A devices perform the Boolean function Y = A • B or Y = /A + /B in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 SNx4LVC08A Quadruple 2-Input Positive-AND Gates datasheet (Rev. W) PDF | HTML 2024/7/29
Application brief Optimizing Board Space for Discrete LOGIC Designs Using Smallest Package Solutio (Rev. A) PDF | HTML 2022/9/29
Application brief Optimizing DC Fast Charger Systems Using Logic and Translation PDF | HTML 2022/9/22

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組

14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM),設計用於支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

SN74LVC08A Behavioral SPICE Model

SCAM114.ZIP (7 KB) - PSpice 模型
支援產品和硬體
模擬型號

SN74LVC08A IBIS Model (Rev. A)

SCEM010 (8 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SSOP (DB) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
VQFN (RGY) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片