SN74LV4040B-EP
- 2V to 5.5V VCC Operation
- Typical VOLP (Output Ground Bounce) <0.8V at VCC = 3.3V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) 2.3V at VCC = 3.3V, TA = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Ioff Supports Partial-Power-Down Mode Operation
- Operating ambient temperature: -55°C to +125°C
- Supports defense and aerospace applications:
- Controlled baseline
- One assembly and test site
- One fabrication site
- Extended product life cycle
- Product traceability
The SN74LV4040B-EP is a 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.
The SN74LV4040B-EP is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when powered down.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74LV4040B-EP Enhanced Product, 12-Bit Asynchronous Binary Counters datasheet (Rev. A) | PDF | HTML | 2025/8/5 | ||
| * | 輻射及可靠性報告 | SN74LV4040B-EP Enhanced Product Qualification and Reliability Report | PDF | HTML | 2024/10/9 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 16 | Ultra Librarian |