SN74HCS595-Q1
- AEC-Q100
qualified for automotive applications:
- Device temperature grade 1: –40°C to +125°C, TA
- Device HBM ESD Classification Level 2
- Device CDM ESD Classifcation Level C6
- Available in wettable flank QFN (WBQB) package
- Wide operating voltage range: 2 V to 6 V
- Schmitt-trigger inputs allow for slow or noisy input signals
- Low power consumption
- Typical ICC of 100 nA
- Typical input leakage current of ±100 nA
- ±7.8-mA output drive at 6 V
The SN74HCS595-Q1 device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. All inputs include Schmitt-trigger architecture, eliminating any erroneous data outputs due to slow-edged or noisy input signals. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH’) for cascading. When the output-enable (OE) input is high, the storage register outputs are in a high-impedance state. Internal register data and serial output (QH’) are not impacted by the operation of the OE input.
您可能會感興趣的類似產品
功能相似於所比較的產品。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74HCS595-Q1 Automotive 8-Bit Shift Register With Schmitt-Trigger Inputs and 3-State Output Registers datasheet (Rev. F) | PDF | HTML | 2021/12/16 | ||
| Application brief | Using Linear Interpolation to Estimate Specification Values | PDF | HTML | 2026/4/13 | |||
| Application brief | Optimizing Body Control Modules (BCMs) Using Logic and Translation | PDF | HTML | 2022/10/19 | |||
| 應用說明 | Designing with Shift Registers | PDF | HTML | 2022/7/14 | |||
| 應用說明 | Increase the Number of Outputs on a Microcontroller | PDF | HTML | 2020/10/27 | |||
| Application brief | Driving Indicator LEDs | 2020/10/15 | ||||
| 應用說明 | Reduce Noise and Save Power with the New HCS Logic Family (Rev. A) | 2020/4/20 | ||||
| 技術文章 | New logic family enables noise-tolerant and lower-power system designs | PDF | HTML | 2019/11/12 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組
14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。
14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組
14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM)，設計用於支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 16 | Ultra Librarian |
| SOT-23-THN (DYY) | 16 | Ultra Librarian |
| SOIC (D) | 16 | Ultra Librarian |
| WQFN (BQB) | 16 | Ultra Librarian |