SN74CBTLV3125

現行

具有關機保護功能的 3.3-V、1:1 (SPST)、4 雙通道 FET 匯流排開關

立即訂購

產品規格表

document-pdfAcrobat SN74CBTLV3125 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. K) (英文) PDF | HTML

SN74CBTLV3125

現行

產品規格表

立即訂購

產品詳細資料

Protocols

Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART

Configuration

1:1 SPST

Number of channels

4

Bandwidth (MHz)

200

Ron (typ) (mΩ)

5000

Input/output voltage (min) (V)

0

Input/output voltage (max) (V)

3.6

Operating temperature range (°C)

-40 to 85

Input/output continuous current (max) (mA)

128

COFF (typ) (pF)

7

OFF-state leakage current (max) (µA)

1

Ron (max) (mΩ)

40000

VIH (min) (V)

2

VIL (max) (V)

0.8

Rating

Catalog

Protocols

Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART

Configuration

1:1 SPST

Number of channels

4

Bandwidth (MHz)

200

Ron (typ) (mΩ)

5000

Input/output voltage (min) (V)

0

Input/output voltage (max) (V)

3.6

Operating temperature range (°C)

-40 to 85

Input/output continuous current (max) (mA)

128

COFF (typ) (pF)

7

OFF-state leakage current (max) (µA)

1

Ron (max) (mΩ)

40000

VIH (min) (V)

2

VIL (max) (V)

0.8

Rating

Catalog

TSSOP (PW)

14

32 mm² (5 mm × 6.4 mm)

VQFN (RGY)

14

12.25 mm² (3.5 mm × 3.5 mm)

SOIC (D)

14

51.9 mm² (8.65 mm × 6 mm)

SSOP (DBQ)

16

29.4 mm² (4.9 mm × 6 mm)

TVSOP (DGV)

14

23.04 mm² (3.6 mm × 6.4 mm)

Standard 125-Type Terminal Out
5Ω Switch Connection Between Two Ports
Rail-to-Rail Switching on Data I/O Ports
Ioff Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Standard 125-Type Terminal Out
5Ω Switch Connection Between Two Ports
Rail-to-Rail Switching on Data I/O Ports
Ioff Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

The SN74CBTLV3125 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable ( OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3125 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable ( OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

filter

尋找其它通訊協定與匯流排開關與多工器

下載觀看有字幕稿的影片影片

您可能會感興趣的類似產品

open-in-new

比較替代產品

具備升級功能，可直接投入使用替代所比較的裝置。

TMUX1511

現行

具有斷電保護和 1.8V 輸入邏輯元件的 5V、1:1 (SPST)、四通道類比開關 Upgraded 3-GHz bandwidth, 2-Ω RON, and 1.8-V logic support

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 4

重要文件	類型	標題	格式選項	日期
*	資料表	SN74CBTLV3125 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. K)	PDF \| HTML	2026/7/17
	應用說明	Selecting the Correct Texas Instruments Signal Switch (Rev. E)	PDF \| HTML	2022/6/2
	應用說明	Multiplexers and Signal Switches Glossary (Rev. B)	PDF \| HTML	2021/12/1
	Application brief	Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C)	PDF \| HTML	2021/1/6