產品詳細資料

Rating Catalog Integrated isolated power No Number of channels 6 Forward/reverse channels 6 forward / 0 reverse Features 1.8V I/O Data rate (max) (Mbps) 50 Protocols GPIO, PWM Propagation delay time (typ) (ns) 11 Part-to-part output skew (max) (ns) 6 Pulse-width distortion (t(PHL) - t(PLH)) (max) (ns) 7 Channel-to-channel output skew (max) (ns) 6 Isolation rating Reinforced Working isolation voltage (VIOWM) (Vrms) 450 Withstand isolation voltage (VISO) (Vrms) 5000 Surge isolation voltage (VIOSM) (kVPK) 10 CMTI (min) (kV/µs) 100 Default output High Creepage (min) (mm) 8 Current consumption per channel (DC) (typ) (mA) 1 Current consumption per channel (1 Mbps) (typ) (mA) 1.61 Operating temperature range (°C) -40 to 125 TI functional safety category Functional Safety-Capable Transient isolation voltage (VIOTM) (VPK) 7071 Clearance (min) (mm) 8
Rating Catalog Integrated isolated power No Number of channels 6 Forward/reverse channels 6 forward / 0 reverse Features 1.8V I/O Data rate (max) (Mbps) 50 Protocols GPIO, PWM Propagation delay time (typ) (ns) 11 Part-to-part output skew (max) (ns) 6 Pulse-width distortion (t(PHL) - t(PLH)) (max) (ns) 7 Channel-to-channel output skew (max) (ns) 6 Isolation rating Reinforced Working isolation voltage (VIOWM) (Vrms) 450 Withstand isolation voltage (VISO) (Vrms) 5000 Surge isolation voltage (VIOSM) (kVPK) 10 CMTI (min) (kV/µs) 100 Default output High Creepage (min) (mm) 8 Current consumption per channel (DC) (typ) (mA) 1 Current consumption per channel (1 Mbps) (typ) (mA) 1.61 Operating temperature range (°C) -40 to 125 TI functional safety category Functional Safety-Capable Transient isolation voltage (VIOTM) (VPK) 7071 Clearance (min) (mm) 8
SOIC (DW) 16 106.09 mm² (10.3 mm × 10.3 mm)
  • ISO6760 with integrated Interlock function
    • Designed to support opposite polarity of adjacent channels
    • Three sets of paired interlock channels
  • Robust isolation barrier:
    • High lifetime at 1500 VRMS working voltage
    • Up to 5000 VRMS isolation rating
    • Up to 10 kV surge capability
    • ±130 kV/µs typical CMTI
  • Wide supply range: 1.71 V to 1.89 V and 2.25 V to 5.5 V
  • Channel output non-inverting (ISO6760L) and inverting (ISO6760LN) options
  • 50 Mbps data rate
  • 1.71 V to 5.5 V level translation
  • Wide temperature range: –40°C to 125°C
  • 1.4 mA per channel typical at 1 Mbps
  • Robust electromagnetic compatibility (EMC)
    • System-level ESD, EFT, and surge immunity
    • Low emissions
  • Wide-SOIC (DW-16) Package
  • Safety-Related Certifications:
    • DIN EN IEC 60747-17 (VDE 0884-17)
    • UL 1577 component recognition program
    • IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications
  • ISO6760 with integrated Interlock function
    • Designed to support opposite polarity of adjacent channels
    • Three sets of paired interlock channels
  • Robust isolation barrier:
    • High lifetime at 1500 VRMS working voltage
    • Up to 5000 VRMS isolation rating
    • Up to 10 kV surge capability
    • ±130 kV/µs typical CMTI
  • Wide supply range: 1.71 V to 1.89 V and 2.25 V to 5.5 V
  • Channel output non-inverting (ISO6760L) and inverting (ISO6760LN) options
  • 50 Mbps data rate
  • 1.71 V to 5.5 V level translation
  • Wide temperature range: –40°C to 125°C
  • 1.4 mA per channel typical at 1 Mbps
  • Robust electromagnetic compatibility (EMC)
    • System-level ESD, EFT, and surge immunity
    • Low emissions
  • Wide-SOIC (DW-16) Package
  • Safety-Related Certifications:
    • DIN EN IEC 60747-17 (VDE 0884-17)
    • UL 1577 component recognition program
    • IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications

The ISO6760L and ISO6760LN devices are high-performance, six-channel digital isolators with integrated interlock function for applications requiring up to 5000 VRMS isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.

The ISO6760L family of devices integrate a series of logic gates to provide hardware interlock functionality for adjacent channels. The interlock feature ensures that each channel, in a channel pairing, will not be enabled at the same time. If both channels in the pairing share the same input logic, the output logic will always be low. The ISO6760L family of devices have all six channels in the same direction and provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by TI’s double capacitive silicon dioxide (SiO2) insulation barrier.

Used in conjunction with intelligent power modules (IPMs), the interlock feature in these devices help prevent shoot through current between the high side and low side gate driver during turn on and turn off events. Six channels, including three pairings of interlock circuitry, are integrated in a 16-pin SOIC wide-body (DW) package with space savings greater than 50% compared to optocoupler solutions. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO6760L devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.

The ISO6760L and ISO6760LN devices are high-performance, six-channel digital isolators with integrated interlock function for applications requiring up to 5000 VRMS isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.

The ISO6760L family of devices integrate a series of logic gates to provide hardware interlock functionality for adjacent channels. The interlock feature ensures that each channel, in a channel pairing, will not be enabled at the same time. If both channels in the pairing share the same input logic, the output logic will always be low. The ISO6760L family of devices have all six channels in the same direction and provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by TI’s double capacitive silicon dioxide (SiO2) insulation barrier.

Used in conjunction with intelligent power modules (IPMs), the interlock feature in these devices help prevent shoot through current between the high side and low side gate driver during turn on and turn off events. Six channels, including three pairings of interlock circuitry, are integrated in a 16-pin SOIC wide-body (DW) package with space savings greater than 50% compared to optocoupler solutions. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO6760L devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 ISO6760L Six-Channel Reinforced Digital Isolators with Integrated Interlock and Robust EMC datasheet (Rev. A) PDF | HTML 2023/1/3
證書 VDE Certificate for Reinforced Isolation for DIN EN IEC 60747-17 (Rev. AB) 2026/7/15
證書 TUV Certificate for Isolation Devices (Rev. M) 2026/5/7
證書 UL Certificate of Compliance File E181974 Vol 4 Sec 6 (Rev. S) 2026/5/7
證書 CQC Certificate for ISOxxDWx (Rev. K) 2025/8/18
證書 CSA Certificate for ISO676xDW (Rev. A) 2023/2/15
功能安全資訊 ISO6760L/ISO6760L-Q1 Functional Safety FIT Rate, FMD and Pin FMA PDF | HTML 2022/3/10

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DIGI-ISO-EVM — 通用數位隔離器評估模組

DIGI-ISO-EVM 是一款評估模組 (EVM),可評估任何 TI 單通道、雙通道、三通道、四通道或六通道數位隔離器裝置,並提供五種不同封裝 - 8 接腳窄體 SOIC (D)、8 接腳寬體 SOIC (DWV)、16 接腳寬體 SOIC (DWW)、16 接腳超寬體 SOIC (DWW) 和 16 接腳 (DBQ) 封裝。EVM 具備足夠 Berg 接腳選項,可用於評估具最少外部零組件的裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (DW) 16 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片