首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

DS25BR440

現行

具發送預強調和接收等化功能的 3.125-Gbps 四 LVDS 緩衝器

立即訂購
產品規格表

DS25BR440

現行
產品規格表 立即訂購

產品詳細資料

Function Buffer, Equalizer, Redriver, Repeater Protocols CML, LVDS, LVPECL Number of transmitters 4 Number of receivers 4 Signaling rate (Mbps) 3125 Input signal CML, LVCMOS, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Buffer, Equalizer, Redriver, Repeater Protocols CML, LVDS, LVPECL Number of transmitters 4 Number of receivers 4 Signaling rate (Mbps) 3125 Input signal CML, LVCMOS, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (RTA) 40 36 mm² (6 mm × 6 mm)
  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
  • Wide Input Common Mode Voltage Range Allows DC-Coupled Interface to LVDS, CML and LVPECL Drivers
  • LOS Circuitry Detects Open Inputs Fault
  • Integrated 100Ω Input and Output Terminations
  • 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 6 mm x 6 mm WQFN-40 Space Saving Package

All trademarks are the property of their respective owners.

  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
  • Wide Input Common Mode Voltage Range Allows DC-Coupled Interface to LVDS, CML and LVPECL Drivers
  • LOS Circuitry Detects Open Inputs Fault
  • Integrated 100Ω Input and Output Terminations
  • 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 6 mm x 6 mm WQFN-40 Space Saving Package

All trademarks are the property of their respective owners.

The DS25BR440 is a 3.125 Gbps Quad LVDS buffer optimized for high-speed signal routing and repeating over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR440 features two levels of transmit pre-emphasis (PE) and two levels of receive equalization (EQ). Both of these features compensate for interconnect losses and ultimately maximize noise margin. A loss-of-signal (LOS) circuit monitors each input channel and a unique LOS pin is asserted when no signal is detected at that input.

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device return losses, reduce component count and further minimize board space.

The DS25BR440 is a 3.125 Gbps Quad LVDS buffer optimized for high-speed signal routing and repeating over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR440 features two levels of transmit pre-emphasis (PE) and two levels of receive equalization (EQ). Both of these features compensate for interconnect losses and ultimately maximize noise margin. A loss-of-signal (LOS) circuit monitors each input channel and a unique LOS pin is asserted when no signal is detected at that input.

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device return losses, reduce component count and further minimize board space.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
DS25BR101 現行 具發送預強調和接收等化功能的 3.125-Gbps LVDS 緩衝器 Buffer and equalizer with 1T/1R

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 3.125 Gbps Quad LVDS Buffer w/ Transmit Pre-Emphasis and Receive Equalization datasheet (Rev. B) 2013/3/4

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TMDSLCD1EVM — 1280x800 LCD 顯示器配件組

1280x800 LCD 顯示器配件組是 AM65x IDK (TMDX654IDKEVM) 的附加配件，可增添觸控與顯示功能，以評估 HMI、工業 PC 和其它需要顯示器的應用實例。1280x800 LCD 顯示器配件套件與 AM65x EVM (TMDX654GPEVM) 搭售，也可單獨訂購（作為替代方案）。LCD 螢幕是 10.1" 顯示器，具備 WXGA 解析度 (1280x800) 且支援 10 點電容式觸控。

支援產品和硬體
有庫存
限制：
??asset.out-of-stock-ti_zh_TW??
無法提供
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RTA) 40 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片