首頁 數據轉換器 數位轉類比轉換器 (DAC) 高速 DAC (>10 MSPS)
首頁
數據轉換器
數位轉類比轉換器 (DAC)
高速 DAC (>10 MSPS)

DAC38RF96

現行

雙通道、14 位元、9-GSPS、12x-24x 內插、9 GHz GSM PLL 數位轉類比轉換器 (DAC)

立即訂購
產品規格表

DAC38RF96

現行
產品規格表 立即訂購

產品詳細資料

Resolution (Bits) 14 Number of DAC channels 2 Interface type JESD204B Sample/update rate (Msps) 9000 Features Ultra High Speed Rating Catalog Interpolation 12x, 16x, 18x, 20x, 24x Power consumption (typ) (mW) 3800 SFDR (dB) 92 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext, Int
Resolution (Bits) 14 Number of DAC channels 2 Interface type JESD204B Sample/update rate (Msps) 9000 Features Ultra High Speed Rating Catalog Interpolation 12x, 16x, 18x, 20x, 24x Power consumption (typ) (mW) 3800 SFDR (dB) 92 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext, Int
FCCSP (AAV) 144 100 mm² 10 x 10
  • 14-Bit Resolution
  • Maximum DAC Sample Rate:
    • 9.0 GSPS (DAC38RF86, DAC38RF96)
    • 6.2 GSPS (DAC38RF87, DAC38RF97)
  • Key Specifications:
    • RF Full-Scale Output Power at 2.1 GHz:0 dBm
    • Spectral Performance, DAC38RF87/97
      • fDAC = 5898.24 MSPS, fOUT = 2.14 GHz
        • WCDMA ACLR: 73 dBc
        • WCDMA alt-ACLR: 77 dBc
    • Spectral Performance, DAC38RF86/96
      • fDAC = 8847.36 MSPS, fOUT = 3.7 GHz
        • 20 MHz LTE ACLR: 66 dBc
      • fDAC = 9 GSPS, fOUT = 1.8 GHz, –6 dBFS
        • IMD3 = 70 dBc (10-MHz tone spacing)
  • Dual-Band Digital Up-converter per DAC
    • 6, 8, 10, 12, 16, 18, 20 or 24x Interpolation
    • 4 Independent NCOs With 48-Bit Resolution
  • JESD204B Interface, Subclass 1
    • Support for Multichip Synchronization
    • Maximum Lane Rate: 12.5 Gbps
  • Single-Ended Output With Integrated Balun Covering 700 MHz to 3800 MHz
  • Internal PLL and VCO
    • DAC38RF86/96: fC(VCO) = 8.85 GHz
    • DAC38RF87/97: fC(VCO) = 5.90 GHz
  • Power Dissipation: 1.4 to 2.2 W/ch
  • Power Supplies: –1.8 V, 1 V, 1.8 V
  • Package: 10 x 10 mm BGA, 0.8 mm Pitch, 144-Balls
  • 14-Bit Resolution
  • Maximum DAC Sample Rate:
    • 9.0 GSPS (DAC38RF86, DAC38RF96)
    • 6.2 GSPS (DAC38RF87, DAC38RF97)
  • Key Specifications:
    • RF Full-Scale Output Power at 2.1 GHz:0 dBm
    • Spectral Performance, DAC38RF87/97
      • fDAC = 5898.24 MSPS, fOUT = 2.14 GHz
        • WCDMA ACLR: 73 dBc
        • WCDMA alt-ACLR: 77 dBc
    • Spectral Performance, DAC38RF86/96
      • fDAC = 8847.36 MSPS, fOUT = 3.7 GHz
        • 20 MHz LTE ACLR: 66 dBc
      • fDAC = 9 GSPS, fOUT = 1.8 GHz, –6 dBFS
        • IMD3 = 70 dBc (10-MHz tone spacing)
  • Dual-Band Digital Up-converter per DAC
    • 6, 8, 10, 12, 16, 18, 20 or 24x Interpolation
    • 4 Independent NCOs With 48-Bit Resolution
  • JESD204B Interface, Subclass 1
    • Support for Multichip Synchronization
    • Maximum Lane Rate: 12.5 Gbps
  • Single-Ended Output With Integrated Balun Covering 700 MHz to 3800 MHz
  • Internal PLL and VCO
    • DAC38RF86/96: fC(VCO) = 8.85 GHz
    • DAC38RF87/97: fC(VCO) = 5.90 GHz
  • Power Dissipation: 1.4 to 2.2 W/ch
  • Power Supplies: –1.8 V, 1 V, 1.8 V
  • Package: 10 x 10 mm BGA, 0.8 mm Pitch, 144-Balls

The DAC38RF86/96 is a family of high-performance, dual-channel, 14-bit, 9-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 4.5 GHz. The DAC38RF87/97 is also a family of high-performance, dual-channel, 14-bit, 6-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 3 GHz. A high dynamic range allows the DAC38RFxx family to generate signals for a wide range of applications including 3G/4G signals for wireless base-stations and radar.

The devices feature a low-power JESD204B Interface with up to 8 lanes with a maximum bit rate of 12.5 Gbps allowing an input data rate of 1.25 GSPS complex per channel. The DAC38RFxx provides two digital up-converters per channel, with multiple options for interpolation rates. A digital quadrature modulator with independent, frequency flexible NCOs are available to support multi-band operation. A GSM compliant low phase noise PLL/VCO is integrated to simplify the DAC sampling clock generation by allowing the use of a lower frequency reference clock

The DAC38RF86/96 is a family of high-performance, dual-channel, 14-bit, 9-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 4.5 GHz. The DAC38RF87/97 is also a family of high-performance, dual-channel, 14-bit, 6-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 3 GHz. A high dynamic range allows the DAC38RFxx family to generate signals for a wide range of applications including 3G/4G signals for wireless base-stations and radar.

The devices feature a low-power JESD204B Interface with up to 8 lanes with a maximum bit rate of 12.5 Gbps allowing an input data rate of 1.25 GSPS complex per channel. The DAC38RFxx provides two digital up-converters per channel, with multiple options for interpolation rates. A digital quadrature modulator with independent, frequency flexible NCOs are available to support multi-band operation. A GSM compliant low phase noise PLL/VCO is integrated to simplify the DAC sampling clock generation by allowing the use of a lower frequency reference clock

filter 尋找其它 高速 DAC (>10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 6
重要文件 類型 標題 格式選項 日期
* Data sheet DAC38RFxx Dual-Channel, Single-Ended, 14-Bit, 6- and 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip GSM PLL datasheet (Rev. B) PDF | HTML 2017年 7月 31日
Application note Impact of Power-Supply Noise on Phase Noise Performance of RF DACs 2018年 6月 13日
Application note Eye Scan Testing with the DAC38RFxx 2017年 8月 10日
Application note Quick-Start Methods in Simulating the DAC38RF8x Input/Output Buffer Information 2017年 8月 2日
Application note DAC38RF8x Test Modes 2017年 7月 25日
Design guide Efficient Power Supply Scheme for RF-Sampling DAC Reference Design 2016年 8月 22日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

韌體

TI204C-IP — Request for JESD204 rapid design IP

The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)

支援產品和硬體

支援產品和硬體
要求
開發模組 (EVM) 的 GUI

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

支援產品和硬體

支援產品和硬體
下載
模擬型號

DAC38RF80 IBIS Model

SLAM304.ZIP (70 KB) - IBIS Model
下載
模擬型號

DAC38RF8x IBIS-AMI Model (Rev. A)

SLAM343A.ZIP (24658 KB) - IBIS-AMI Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
參考設計

TIDA-01215 — 適用於最佳化射頻取樣 DAC 中的突波和相位雜訊的電源參考設計

此參考設計提供高效率的電源供應方案，可在不犧牲性能並縮小電路板面積和 BOM 的情況下，將射頻取樣 DAC38RF8x 數位轉類比資料轉換器 (DAC) 開機。此參考設計使用 DC/DC 交換器和 LDO 將 DAC38RF8x 開機，同時達到高類比性能（雜散與相位雜訊），並最大限度避免在電源效率方面做出取捨。此處概述的設計方法可延伸至其他射頻取樣資料轉換器的電源供應設計。
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
FCCSP (AAV) 144 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片