首頁 邏輯和電壓轉換 正反器、鎖存器和暫存器 D 型正反器
首頁
邏輯和電壓轉換
正反器、鎖存器和暫存器
D 型正反器

CD74FCT273

現行

具有重設功能的 BiCMOS FCT 介面邏輯八路 D 型正反器

立即訂購
產品規格表

CD74FCT273

現行
產品規格表 立即訂購

產品詳細資料

Number of channels 8 Technology family FCT Input type TTL-Compatible CMOS Output type Push-Pull Clock frequency (max) (MHz) 70 IOL (max) (mA) 48 IOH (max) (mA) -15 Supply current (max) (µA) 80 Features Very high speed (tpd 5-10ns) Operating temperature range (°C) 0 to 70 Rating Catalog
Number of channels 8 Technology family FCT Input type TTL-Compatible CMOS Output type Push-Pull Clock frequency (max) (MHz) 70 IOL (max) (mA) 48 IOH (max) (mA) -15 Supply current (max) (µA) 80 Features Very high speed (tpd 5-10ns) Operating temperature range (°C) 0 to 70 Rating Catalog
SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm) PDIP (N) 20 228.702 mm² (24.33 mm × 9.4 mm)
  • BiCMOS Technology With Low Quiescent Power
  • Buffered Inputs
  • Direct Clear Input
  • 48-mA Output Sink Current
  • Output Voltage Swing Limited to 3.7 V
  • Controlled Output Edge Rates
  • Input/Output Isolation From VCC
  • SCR Latch-Up-Resistant BiCMOS Process and Circuit Design
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators
  • Package Options Include Plastic Small-Outline (M) Package and Standard Plastic (E) DIP
  • BiCMOS Technology With Low Quiescent Power
  • Buffered Inputs
  • Direct Clear Input
  • 48-mA Output Sink Current
  • Output Voltage Swing Limited to 3.7 V
  • Controlled Output Edge Rates
  • Input/Output Isolation From VCC
  • SCR Latch-Up-Resistant BiCMOS Process and Circuit Design
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators
  • Package Options Include Plastic Small-Outline (M) Package and Standard Plastic (E) DIP

The CD74FCT273 is a positive-edge-triggered, D-type flip-flop with a direct clear (CLR\) input. This device uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below VCC. This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes VCC bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. All eight flip-flops are controlled by a common clock (CLK) and a common reset (CLR\). The outputs are placed in a low state when CLR\ is taken low, independent of the CLK.

The CD74FCT273 is characterized for operation from 0°C to 70°C.

The CD74FCT273 is a positive-edge-triggered, D-type flip-flop with a direct clear (CLR\) input. This device uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below VCC. This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes VCC bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. All eight flip-flops are controlled by a common clock (CLK) and a common reset (CLR\). The outputs are placed in a low state when CLR\ is taken low, independent of the CLK.

The CD74FCT273 is characterized for operation from 0°C to 70°C.

filter 尋找其它 D 型正反器
下載

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
SN74HCT273 現行 具有清除功能的八路 D 型正反器 Voltage range 4.5V to 5.5V, average propagation delay 22ns, average drive strength 4mA
CD74HCT273 現行 具有重設功能的高速 CMOS 邏輯八路 D 型正反器 Voltage range 4.5V to 5.5V, average propagation delay 22ns, average drive strength 4mA

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 BiCMOS Octal D-Type Flip-Flop With Reset datasheet (Rev. A) 2000/7/25

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​