AFE7700
- Quad transmitters based on direct up-conversion architecture:
- Up to 600 MHz of RF transmitted bandwidth per chain
- Quad receivers based on 0-IF down-conversion
architecture:
- Up to 200 MHz of RF received bandwidth per chain
- Feedback chain based on RF sampling ADC:
- Up to 600 MHz of RF received bandwidth
- RF frequency range: 600 MHz to 6 GHz
- Four wideband fractional-N PLL, VCO for TX and RX LO
- Dedicated integer-N PLL, VCO for data converters clock generation
- JESD204B and JESD204C SerDes interface support:
- 8 SerDes transceivers up to 29.5 Gbps
- 8b/10b and 64b/66b encoding
- 16-bit, 12-bit, 24-bit and 32-bit formatting
- Subclass 1 multi-device synchronization
- Package: 17-mm × 17-mm FCBGA, 0.8-mm pitch
The AFE7700 device is a high-performance, multichannel transceiver, integrating four direct up-conversion transmitter chains, four direct down-conversion receiver chains, and two wideband RF sampling digitizing auxiliary chains (feedback paths). The high dynamic range of the transmitter and receiver chains enables high performance wireless transceiver systems.
The low power dissipation and large channel integration of the AFE7700 allows the device to address the power and size constraints of multi-antenna and phased array systems. The wideband and high dynamic range feedback path can assist the Digital Pre-Distortion (DPD) of power amplifiers and IQ correction in the transmitter chain. The fast SerDes speed can reduce the number of lanes required to transfer the data in and out.
Each receiver chain of the AFE7700 includes a 28-dB range digital step attenuator (DSA), followed by a wideband passive IQ demodulator, and a baseband amplifier with integrated programmable antialiasing low pass filters, driving a continuous-time sigma-delta ADC. The RX chain can receive an instantaneous bandwidth (IBW) up to 200 MHz. Each receiver channel has two analog peak power detectors and various digital power detectors to assist an external or internal autonomous AGC control for receiver channels, and a RF overload detector for device reliability protection. The integrated QMC (quadrature mismatch compensation) algorithm is capable to continuously monitor and correct for the RX chain I and Q imbalance mismatch without the need to inject any specific signals or perform offline calibration.
Each transmitter chain includes two 14-bit, 3-Gsps IQ DACs, followed by a programmable reconstruction and DAC image rejection filter, an IQ modulator driving a wideband RF amplifier with 39-dB range gain control. The TX chain integrated QMC and LO leakage cancellation algorithms, leveraging the FB path can constantly track and correct for the TX chain IQ mismatch and LO leakage.
Each FB path is based on RF sampling architecture, and includes an input RF DSA driving a 14-bit, 3-Gsps RF ADC. The direct sampling architecture provides an inherently wideband receiver chain and simplifies the calibration of the TX chains impairments. The FB path integrates two independent NCO that allows a fast switching between two observed RF input bands.
The synthesizer section integrates four fractional-N RF PLL that can generate four different RF LO, allowing the device to support up to two different bands, each one configured as two transmitters, two receivers and one feedback paths.
spacer
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | AFE7700 Quad-Channel General Purpose RF Transceiver datasheet (Rev. A) | PDF | HTML | 2020/2/20 | ||
| 證書 | AFE7700EVM EU Declaration of Conformity (DoC) | 2020/8/27 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
AFE7700EVM — AFE7700 四通道通用型 600-MHz 至 6-GHz RF 收發器評估模組
AFE7700 評估模組 (EVM) 是用於評估 AFE7700 整合式 RF 收發器的電路板。AFE7700 裝置支援高達 4 傳輸、4 接收和 2 個回饋通道 (4T4R2F)，並整合鎖相迴路 (PLL)、用於產生資料轉換器時脈的電壓控制振盪器 (VCO) 及本機振盪器 (LO)，具有可從 600MHz 調整至 6GHz 的 LO 頻率。
此標準 EVM 整合 RF 平衡不平衡轉換器，專門支援 600MHz 至 2700MHz。AFE7700 攢產品整合八個 JESD204B/C 相容的串聯器/解串器 (SerDes) 收發器 (最高可達 29.5 Gbps)，以透過板載 FPGA (...)
TI204C-IP — Request for JESD204 rapid design IP
JESD204 快速設計 IP 被設計用於幫助 FPGA 工程師快速實現可運作的 JESD204 系統，從而加速開發過程。該 IP 的架構設計使得下游數位處理和其他應用邏輯能夠隔離於 JESD204 通訊協定的大多數性能和時序關鍵約束之外。該 IP 能夠幫助設計人員減少韌體開發時間並簡化 FPGA 的整合。
JESD204 快速設計 IP 無需權利金，用於 TI 高速資料轉換器。TI 將協助使用者配置初始連結，針對特定 FPGA 平台與 TI 資料轉換器 JMODE 之間的使用進行自訂。TI 將在 IP 測試完成並準備部署後，透過安全下載連結提供 IP。
JESD204 快速設計 IP 支援下列 (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCBGA (ALK) | 400 | Ultra Librarian |
| FCBGA (ABJ) | 400 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。