ADC121S101
- Specified Over a Range of Sample Rates
- 6-Pin WSON and SOT-23 Packages
- Variable Power Management
- Single Power Supply With 2.7 V to 5.25 V Range
- SPI™, QSPI\xE2™, MICROWIRE, and DSP
Compatible - AEC-Q100 Grade 1 Qualified
- DNL: +0.5 / 0.3 LSB (Typical)
- INL: ±0.40 LSB (Typical)
- Power Consumption:
- 3-V Supply: 2 mW (Typical)
- 5-V Supply: 10 mW (Typical)
The ADC121S101 is a low-power, single-channel CMOS 12-bit analog-to-digital converter with a high-speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC121S101 is fully specified over a sample rate range of 500 ksps to 1 Msps. The converter is based upon a successive-approximation register architecture with an internal track-and-hold circuit.
The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.
The ADC121S101 operates with a single supply with a range from 2.7 V to 5.25 V. Normal power consumption using a 3 V or 5 V supply is 2 mW and 10 mW, respectively. The power-down feature reduces the power consumption to as low as 2.6 µW using a 5-V supply.
The ADC121S101 is packaged in 6-pin WSON and SOT-23 packages. Operation over the temperature range of 40°C to 125°C is specified.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
功能相同,但針腳輸出與所比較的裝置不同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | ADC121S101x Single-Channel, 0.5 to 1-Msps, 12-Bit Analog-to-Digital Converter datasheet (Rev. H) | PDF | HTML | 2016/4/21 | ||
| 電子書 | Best of Baker's Best: Precision Data Converters -- SAR ADCs | 2015/5/21 | ||||
| 使用指南 | WEBENCH® Sensor Designer Thermocouple Sensor Ver 1 PCB (unpopulated) User Guide | 2012/1/27 | ||||
| 應用說明 | Liquid-Level Monitoring Using a Pressure Sensor | 2008/10/15 | ||||
| 白皮書 | Amp Closed-Loop Bndwidth Considerations in High Res ADC Apps | 2006/10/1 | ||||
| 白皮書 | Optimizing Portable Applications with D/A Converters | 2006/9/1 | ||||
| 應用說明 | Maximizing Signal-Path Performance | 2005/7/8 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 6 | Ultra Librarian |
| WSON (NGF) | 6 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。