TPS767
- 1 A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Down to 230 mV at 1 A (TPS76750)
- Ultralow 85 µA Typical Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option)
- 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection
All trademarks are the property of their respective owners.
This device is designed to have a fast transient response and be stable with 10 µF low ESR capacitors. This combination provides high performance at a reasonable cost.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low
(typically
230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the
output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent
current is very low and independent of output loading (typically
85 µA over the full range of output current, 0 mA to
1 A). These two key specifications yield a significant improvement in operating life for
battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to
EN (enable) shuts down the regulator, reducing the quiescent current to 1 µA at
TJ = 25°C.
The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.
The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in 8-pin SOIC and 20-pin PWP packages.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | TPS767xxQ Fast-Transient-Response 1-A Low-Dropout Linear Regulators datasheet (Rev. J) | PDF | HTML | 2015. 8. 6 | ||
| 애플리케이션 노트 | LDO Noise Demystified (Rev. B) | PDF | HTML | 2020. 8. 18 | |||
| 애플리케이션 노트 | PowerPAD™ Thermally Enhanced Package (Rev. H) | 2018. 7. 6 | ||||
| 애플리케이션 노트 | LDO PSRR Measurement Simplified (Rev. A) | PDF | HTML | 2017. 8. 9 | |||
| 사용 설명서 | Voltage-Controlled Amplifier Evaluation Kit | 2008. 8. 25 | ||||
| 애플리케이션 노트 | Power Supply Sequencing Solutions for Dual Supply Voltage DSPs (Rev. A) | 2000. 7. 5 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
TIDA-00068 — DPD 피드백 경로를 사용한 기지국 트랜시버
The design is for a small cell base station development platform. It provides two real receive paths, two complex transmit paths, and a shared real feedback path. This design has macro basestation performance, but with small cell base station footprint. The current design handles (...)
TIDA-00073 — 듀얼 광대역 RF-디지털 리시버 설계
The TSW1265EVM is an example design of a wideband RF to digital dual receiver solution capable of digitizing up to 125MHz of spectrum. The system provides a reference on how to use the ADS4249, LMH6521, LMK0480x, and a dual mixer to achieve this. This reference EVEM coupled with a capture (...)
TIDA-00074 — 광대역 RF-디지털 복합 리시버-피드백 신호 체인
This is a wideband complex-receiver reference design and evaluation platform that is ideally suited for use as a feedback receiver for transmitter digital predistortion. The EVM signal chain is ideal for high intermediate-frequency (IF) complex-feedback applications and contains a complex (...)
TIDA-00075 — 광대역 및 고전압 임의 파형 제너레이터 프론트 엔드
이 디자인은 DAC5682Z의 전류 싱크 출력과 액티브 인터페이스를 사용하는 방법을 보여줍니다. 이를 위한 일반적인 애플리케이션으로는 임의 파형 제너레이터용 프론트 엔드가 있습니다. EVM에는 디지털-아날로그 변환을 위한 DAC5682Z, 광대역 연산 증폭기를 사용하여 액티브 인터페이스 구현을 시연하기 위한 OPA695와 THS3091 및 THS3095가 포함되어 있어 넓은 전압 스윙을 지원하는 연산 증폭기를 표시합니다. 또한 보드에 클록 생성을 위한 CDCM7005, VCXO 및 레퍼런스와 전압 조정을 위한 선형 레귤레이터가 (...)
TIDA-00078 — I/Q 보정이 지원되는 다이렉트 다운 컨버전 시스템
The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| HTSSOP (PWP) | 20 | Ultra Librarian |
| SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.