전력 관리 통제기 및 리셋 IC 리셋 및 워치독 IC

TPS3125

활성

수동 리셋을 지원하는 푸시-풀, 공급 전압 통제기

제품 상세 정보

Rating Catalog Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Operating temperature range (°C) -40 to 85
Rating Catalog Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 5 8.12 mm² (2.9 mm × 2.8 mm)
  • Minimum supply voltage of 0.9V
  • Supply voltage supervision range:
    • 1.2V, 1.5V, 1.8V (TPS312x)
    • 3V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT-
  • Supply current of 14µA (typical)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)
  • Minimum supply voltage of 0.9V
  • Supply voltage supervision range:
    • 1.2V, 1.5V, 1.8V (TPS312x)
    • 3V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT-
  • Supply current of 14µA (typical)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.9V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.9V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

다운로드 스크립트와 함께 비디오 보기 비디오

관심 가지실만한 유사 제품

open-in-new 대안 비교
다른 핀 출력을 지원하지만 비교 대상 장치와 동일한 기능.
TPS35 활성 시간 초과 워치독 타이머를 지원하는 나노 정동작 전류 정밀 통제기 Improved IQ and higher accuracy

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
6개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 TPS3123 Ultra-Low Voltage Processor Supervisory Circuits datasheet (Rev. H) PDF | HTML 2025. 3. 21
e북 Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 2019. 6. 28
테스트 보고서 TIDA-00352 Test Results 2014. 12. 11
테스트 보고서 TIDA-00309 Test Results 2014. 11. 17
애플리케이션 노트 Video Aggregation HD-SDI Interface Application Sheet 2014. 10. 1
애플리케이션 노트 Video Aggregation – Display Port Interface Application Sheet 2013. 12. 16

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

TL16C750EEVM — TL16C750E 128바이트 FIFO 분수 보 레이트 UART 평가 모듈

이 EVM은 사용자에게 TL16C750E 장치와 해당 기능을 평가할 수 있는 기능을 제공합니다. EVM에는 온보드 3.3V LDO와 더 높은 전압 레일에서 작동하는 프로세서를 위한 레벨 변환이 포함되어 있습니다.
사용 설명서: PDF
지원되는 제품 및 하드웨어
재고 있음
제한:
??asset.out-of-stock-ti_ko_KR??
이용할 수 없음
레퍼런스 디자인

TIDA-00309 — 디스플레이 포트 비디오 4:1 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)

지원되는 제품 및 하드웨어
레퍼런스 디자인

TIDA-00352 — SDI 비디오 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)

지원되는 제품 및 하드웨어
패키지 CAD 기호, 풋프린트 및 3D 모델
SOT-23 (DBV) 5 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상