SN74CBTLV3384

활성

2개의 제어 입력을 지원하는 3.3V, 1:1(SPST), 10채널 범용 FET 버스 스위치

지금 주문하기

데이터 시트

document-pdfAcrobat SN74CBTLV3384 datasheet (Rev. G) (영어)

SN74CBTLV3384

활성

지금 주문하기

제품 상세 정보

Protocols

Analog

Configuration

1:1 SPST

Number of channels

10

Bandwidth (MHz)

200

Ron (typ) (mΩ)

5000

Input/output voltage (min) (V)

0

Input/output voltage (max) (V)

3.6

Operating temperature range (°C)

-40 to 85

Input/output continuous current (max) (mA)

128

COFF (typ) (pF)

10

OFF-state leakage current (max) (µA)

1

Ron (max) (mΩ)

40000

VIH (min) (V)

2

VIL (max) (V)

0.8

Rating

Catalog

Protocols

Analog

Configuration

1:1 SPST

Number of channels

10

Bandwidth (MHz)

200

Ron (typ) (mΩ)

5000

Input/output voltage (min) (V)

0

Input/output voltage (max) (V)

3.6

Operating temperature range (°C)

-40 to 85

Input/output continuous current (max) (mA)

128

COFF (typ) (pF)

10

OFF-state leakage current (max) (µA)

1

Ron (max) (mΩ)

40000

VIH (min) (V)

2

VIL (max) (V)

0.8

Rating

Catalog

SOIC (DW)

24

159.65 mm² (15.5 mm × 10.3 mm)

SSOP (DBQ)

24

51.9 mm² (8.65 mm × 6 mm)

TVSOP (DGV)

24

32 mm² (5 mm × 6.4 mm)

TSSOP (PW)

24

49.92 mm² (7.8 mm × 6.4 mm)

5- Switch Connection Between Two Ports
Rail-to-Rail Switching on Data I/O Ports
I_off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)

5- Switch Connection Between Two Ports
Rail-to-Rail Switching on Data I/O Ports
I_off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)

The SN74CBTLV3384 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 5-bit bus switches with separate output-enable (OE\) inputs. It can be used as two 5-bit bus switches or one 10-bit bus switch. When OE\ is low, the associated 5-bit bus switch is on and A port is connected to B port. When OE\ is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using I_off. The I_off feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3384 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 5-bit bus switches with separate output-enable (OE\) inputs. It can be used as two 5-bit bus switches or one 10-bit bus switch. When OE\ is low, the associated 5-bit bus switch is on and A port is connected to B port. When OE\ is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using I_off. The I_off feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

filter

기타 프로토콜/버스 스위치 및 멀티플렉서 찾기

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.

4개 모두 보기

상위 문서	유형	직함	형식 옵션
*	데이터 시트	SN74CBTLV3384 datasheet (Rev. G)		2004. 6. 15
	애플리케이션 노트	Selecting the Correct Texas Instruments Signal Switch (Rev. E)	PDF \| HTML	2022. 6. 2
	애플리케이션 노트	Multiplexers and Signal Switches Glossary (Rev. B)	PDF \| HTML	2021. 12. 1
	Application brief	Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C)	PDF \| HTML	2021. 1. 6

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

인터페이스 어댑터

LEADED-ADAPTER1 — TI의 5, 8, 10, 16 및 24핀 리드 패키지의 빠른 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장

EVM-LEADED1 보드를 사용하면 TI의 공통 리드가 있는 패키지를 브레드보드 방식으로 빠르게 테스트할 수 있습니다. 이 보드에는 TI의 D, DBQ, DCT, DCU, DDF, DGS, DGV 및 PW 표면 실장 패키지를 100mil DIP 헤더로 변환할 수 있는 풋프린트가 있습니다.

사용 설명서: PDF

지원되는 제품 및 하드웨어

재고 있음

제한:

주문하려면 로그인

lock

재고를 보려면 로그인

??asset.out-of-stock-ti_ko_KR??

이용할 수 없음

시뮬레이션 모델