SN74CB3T3383
- Output Voltage Translation Tracks VCC
- Supports Mixed-Mode Signal Operation On All Data I/O Ports
- 5-V Input Down To 3.3-V Output Level Shift With 3.3-V VCC
- 5-V/3.3-V Input Down To 2.5-V Output Level Shift With 2.5-V VCC
- 5-V-Tolerant I/Os With Device Powered-Up or Powered-Down
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (ron) Characteristics (ron = 5
Typical) - Low Input/Output Capacitance Minimizes Loading (Cio(OFF) = 8 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (ICC = 20 µA Max)
- VCC Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Digital Applications: Level Translation, Memory Interleaving, Bus Isolation
- Ideal for Low-Power Portable Equipment
The SN74CB3T3383 is a high-speed TTL-compatible FET bus-exchange switch with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks VCC. The SN74CB3T3383 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).
The SN74CB3T3383 is organized as a 10-bit bus switch or as a 5-bit bus-exchange with enable (BE)\ input. When used as a 5-bit bus-exchange, the device provides data exchanging between four signal ports. When BE\ is low, the bus-exchange switch is ON, and the select input (BX) controls the data path. When BE\ is high, the bus-exchange switch is OFF, and a high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.
To ensure the high-impedance state during power up or power down, BE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | SN74CB3T3383 datasheet (Rev. A) | 2004. 12. 2 | |||
| 애플리케이션 노트 | Selecting the Correct Texas Instruments Signal Switch (Rev. E) | PDF | HTML | 2022. 6. 2 | |||
| 애플리케이션 노트 | Multiplexers and Signal Switches Glossary (Rev. B) | PDF | HTML | 2021. 12. 1 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
LEADED-ADAPTER1 — TI의 5, 8, 10, 16 및 24핀 리드 패키지의 빠른 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장
EVM-LEADED1 보드를 사용하면 TI의 공통 리드가 있는 패키지를 브레드보드 방식으로 빠르게 테스트할 수 있습니다. 이 보드에는 TI의 D, DBQ, DCT, DCU, DDF, DGS, DGV 및 PW 표면 실장 패키지를 100mil DIP 헤더로 변환할 수 있는 풋프린트가 있습니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| TSSOP (PW) | 24 | Ultra Librarian |
| TVSOP (DGV) | 24 | Ultra Librarian |
| SOIC (DW) | 24 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.