LMK3H2108
- Integrated BAW resonator
- No need for external XTAL/XO
- Flexible output frequency
- 2 fraction output dividers (FOD), individual channel dividers
- Up to 400MHz output frequency
- Flexible output format
- 1.2/1.8/2.5/3.3V LVCMOS
- DC- or AC-coupled LVDS
- LP-HCSL with programmable swing. LVPECL, CML and other formats can be derived from LP-HCSL
- Very low jitter
- 61fs max PCIe Gen 5 CC with SSC jitter
- 36.4fs max PCIe Gen 6 CC with SSC jitter
- 25.5fs max PCIe Gen 7 CC with SSC jitter
- PCIe Gen 1 to Gen 7 compliant
- Configurable SSC
- Programmable -0.05% to -3% down spread and ±0.025% to ±1.5% center spread, or preset -0.1%, -0.25%, -0.3% and -0.5% down spread
- 3 inputs (LMK3H2108) or 1 input (LMK3H2104) that can be bypassed to any output
- 5ms max startup time
- Fail-safe input pins can be pulled high when device power is off
- Flexible power supply
- Each VDD pin can be independently connected to = 1.8, 2.5 or 3.3V
- Each VDDO pin can be independently connected set to 1.8, 2.5 or 3.3V
- -40 to 105°C ambient temperature
LMK3H2104 and LMK3H2108 are BAW-based clock generators that do not require any external XTAL or XO. The devices can be used as PCIe clock generators or general purpose clock generators. The 2 FODs (Fractional Output Divider) provide frequency flexibility, low power and low jitter at the same time.
LMK3H2104 has up to 4 differential outputs plus 2 LVCMOS outputs or up to 10 LVCMOS outputs. LMK3H2108 has up to 8 differential outputs or 16 LVCMOS outputs.
LMK3H2104 has one clock input and LMK3H2108 has three clock inputs. The clock inputs provide clock multiplexing and buffering ability. Each output bank can independently select any clock source.
The GPI and GPIO pins provide additional control flexibility. These pins can be configured as individual OE, grouped OE, I2C address selection, OTP page selection, PWRGD/PWRDN#, status output and other functions.
The device supports one-time programmable (OTP) non-volatile memory which can be customized and factory preprogrammed.
기술 자료
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PLLATINUMSIM-SW — PLL 루프 필터, 위상 잡음, 잠금 시간, 스퍼 시뮬레이션 툴
PLLATINUMSIM-SW는 사용자가 LMX 계열의 위상 고정 루프(PLL) 및 신시사이저를 포함하는 PLLatinum™ 집적 회로의 상세한 설계 및 시뮬레이션을 만들 수 있는 시뮬레이션 툴입니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFN (RKP) | 40 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.