LMH0034
- SMPTE 292M, SMPTE 344M and SMPTE 259M Compliant
- Supports DVB-ASI at 270 Mbps
- Data Rates: 125 Mbps to 1.485 Gbps
- Equalizes up to 200 Meters of Belden 1694A at 1.485 Gbps or up to 400 Meters of Belden 1694A at 270 Mbps
- Manual Bypass, Cable Length Indicator, and Output Mute with a Programmable Threshold
- Single-Ended or Differential Input
- 50Ω Differential Outputs
- Single 3.3V Supply Operation
- 208 mW Typical Power Consumption with 3.3V Supply
- Replaces the GS1524 and GS1524A
All trademarks are the property of their respective owners.
The LMH0034 SMPTE 292M / 259M adaptive cable equalizer is a monolithic integrated circuit for equalizing data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 1.485 Gbps and supports SMPTE 292M, SMPTE 344M and SMPTE 259M.
The LMH0034 implements DC restoration to correctly handle pathological data conditions. DC restoration can be bypassed for low data rate applications. The equalizer is flexible in allowing either single-ended or differential input drive.
Additional features include a combined carrier detect and output mute pin which mutes the output when no signal is present. A programmable mute reference is used to mute the output at a selectable level of signal degradation. A cable length indicator is provided to determine the amount of cable being equalized.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | LMH0034 SMPTE 292M / 259M Adaptive Cable Equalizer datasheet (Rev. H) | 2013. 4. 15 | |||
| 선택 가이드 | Broadcast and Professional Video Interface Solutions (Rev. E) | PDF | HTML | 2017. 4. 5 | |||
| 애플리케이션 노트 | AN-2145 Power Considerations for SDI Products (Rev. B) | 2013. 4. 26 | ||||
| 애플리케이션 노트 | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 2013. 4. 26 | ||||
| 애플리케이션 노트 | AN-1372 LMH0034 PCB Layout Techniques (Rev. B) | 2013. 4. 26 | ||||
| 애플리케이션 노트 | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 2013. 4. 26 | ||||
| 사용 설명서 | SD034EVK User's Guide | 2012. 6. 27 | ||||
| 애플리케이션 노트 | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 2009. 11. 12 | ||||
| 애플리케이션 노트 | Timing is Everything Çô The Broadcast Video Signal Path | 2007. 8. 2 | ||||
| 설계 가이드 | Broadcast Video Owner's Manual | 2006. 11. 17 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
TIDA-00352 — SDI 비디오 애그리게이션 레퍼런스 디자인
This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.