CDCE6214
- Configurable high performance, low-power, frac-N
PLL with RMS jitter with spurs (12kHz – 20MHz,
Fout > 100MHz) as:
- Integer mode:
- Differential output: 350fs typical (typ.), 600fs maximum (max)
- LVCMOS output: 1.05ps typ., 1.5ps max
- Fractional mode:
- Differential output: 1.7ps typ., 2.1ps max
- LVCMOS output: 2.0ps typ., 4.0ps max
- Integer mode:
- Supports PCIe Gen1/2/3/4 with SSC and Gen 1/2/3/4/5/6 without SSC
- Typ. power consumption: 65mA for 4-output channel, 23mA for 1-output channel.
- Universal clock input
- Differential AC-coupled or LVCMOS: 10MHz to 200MHz
- Crystal: 10MHz to 50MHz
- Flexible output clock distribution
- Four channel dividers: Up to five unique output frequencies from 24kHz to 328.125MHz
- Combination of LVDS-like, LP-HCSL or LVCMOS outputs on OUT0 – OUT4 pins
- Glitchless output divider switching and output channel synchronization
- Individual output enable through GPIO and register
- Frequency margining options
- DCO mode: frequency increment/decrement with 10ppb or less step-size
- Fully-integrated, configurable loop bandwidth: 100kHz to 1.6MHz
- Single or mixed supply for level translation: 1.8V, 2.5V, 3.3V
- Configurable GPIOs and flexible configuration options
- I2C-compatible interface: up to 400kHz
- Integrated EEPROM with two pages and external select pin. In-situ programming allowed.
- Supports 100Ω systems
- Low electromagnetic emissions
- Small footprint: 24-pin VQFN (4mm × 4mm)
The CDCE6214 is a four-channel, ultra-low power, medium grade jitter, clock generator that can generate five independent clock outputs selectable between various modes of drivers. The input source can be a single-ended or differential input clock source, or a crystal. The CDCE6214 features a frac-N PLL to synthesize unrelated base frequency from any input frequency. The CDCE6214 can be configured through the I2C interface. In the absence of the serial interface, the GPIO pins can be used in Pin Mode to configure the product into distinctive configurations.
The CDCE6214 can be configured through the I2C interface in fall-back mode only. In the absence of the serial interface, the GPIO pins can be used in pin mode to configure the product into distinctive configurations.
On-chip EEPROM can be used to change the configuration, which is pre-selectable through the pins. The device provides frequency margining options with glitch-free operation to support system design verification tests (DVT) and Ethernet Audio-Video Bridging (eAVB). Fine frequency margining is available on any output channel by steering the fractional feedback divider in DCO mode.
Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from either a 1.8V, 2.5V, or 3.3V ±5% supply, and output blocks operate from a 1.8V, 2.5V, or 3.3V ±5% supply.
The CDCE6214 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM features make the CDCE6214 an easy-to-use, instant on clocking device with a low power consumption.
관심 가지실만한 유사 제품
다른 핀 출력을 지원하지만 비교 대상 장치와 동일한 기능.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | CDCE6214 Ultra-Low Power Clock Generator With One PLL, Four Differential Outputs, Two Inputs, and Internal EEPROM datasheet (Rev. A) | PDF | HTML | 2025. 7. 29 | |
| 애플리케이션 노트 | Clocking for PCIe Applications | PDF | HTML | 2023. 11. 28 | ||
| 사용 설명서 | CDCE6214-Q1 Registers (Rev. B) | 2019. 11. 27 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
CDCE6214-Q1EVM — 차동 출력 4개 및 LVCMOS 출력 1개 클록 생성기 평가 모듈
평가 모듈은 I2C 버스에 액세스하여 CDCE6214-Q1과 통신하기 위한 USB 기반 인터페이스를 제공합니다. 핀 제어 모드는 디바이스를 특정 작동 모드로 설정할 수 있습니다.
ACROVIEW-3P-AP6000 — AP6000 programmer support all TI programmable chips, including EP Product, Power ICs, and Gauge ICs
AP6000, launched by Acroview, is a universal programmer designed to support TI ICs across all series. Leveraging Acroview's highly skilled algorithm R&D engineering team, it delivers the fastest chip support speed in the industry.The AP6000 is capable of programming 8 chips simultaneously, and (...)
ACROVIEW-3P-AP8000 — AP8000 Universal Programming System, including all TI programmable chips.
AP8000 is a leading technology platform of Universal Programming developed by Acroview. We have an accomplished team of algorithm R&D engineers, to offer the fastest chip support software development service among the industry. The AP8000 can support the programming of 8 chips simultaneously. (...)
CLOCK-TREE-ARCHITECT — 클록 트리 아키텍트 프로그래밍 소프트웨어
클록 트리 아키텍트는 시스템 요구 사항에 따라 클록 트리 솔루션을 생성하여 설계 프로세스를 간소화하는 클록 트리 합성 툴입니다. 이 툴은 광범위한 클로킹 제품 데이터베이스에서 데이터를 가져와 시스템 수준의 다중 칩 클로킹 솔루션을 생성합니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFN (RGE) | 24 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.