TMS320VC5402

AKTIV

Digitaler Signalprozessor

Jetzt bestellen

Datenblatt

document-pdfAcrobat TMS320VC5402 Fixed-Point Digital Signal Processor datasheet (Rev. G) (Englisch)

TMS320VC5402

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

CPU

16-bit

Operating system

DSP/BIOS

Rating

Catalog

Operating temperature range (°C)

-40 to 100

CPU

16-bit

Operating system

DSP/BIOS

Rating

Catalog

Operating temperature range (°C)

-40 to 100

LQFP (PGE)

144

484 mm² (22 mm × 22 mm)

Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
40-Bit Arithmetic Logic Unit (ALU), Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
17-× 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
Data Bus With a Bus-Holder Feature
Extended Addressing Mode for 1M × 16-Bit Maximum Addressable External Program Space
4K x 16-Bit On-Chip ROM
16K x 16-Bit Dual-Access On-Chip RAM
Single-Instruction-Repeat and Block-Repeat Operations for Program Code
Block-Memory-Move Instructions for Efficient Program and Data Management
Instructions With a 32-Bit Long Word Operand
Instructions With Two- or Three-Operand Reads
Arithmetic Instructions With Parallel Store and Parallel Load
Conditional Store Instructions
Fast Return From Interrupt
On-Chip Peripherals
- Software-Programmable Wait-State Generator and Programmable Bank Switching
- On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source
- Two Multichannel Buffered Serial Ports (McBSPs)
- Enhanced 8-Bit Parallel Host-Port Interface (HPI8)
- Two 16-Bit Timers
- Six-Channel Direct Memory Access (DMA) Controller
Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
CLKOUT Off Control to Disable CLKOUT
On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
10-ns Single-Cycle Fixed-Point Instruction Execution Time (100 MIPS) for 3.3-V Power Supply (1.8-V Core)
Available in a 144-Pin Plastic Low-Profile Quad Flatpack (LQFP) (PGE Suffix) and a 144-Pin Ball Grid Array (BGA) (GGU Suffix)

All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE:This data sheet is designed to be used in conjunction with the TMS320C5000 DSP Family Functional Overview (literature number SPRU307).

Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
40-Bit Arithmetic Logic Unit (ALU), Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
17-× 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
Data Bus With a Bus-Holder Feature
Extended Addressing Mode for 1M × 16-Bit Maximum Addressable External Program Space
4K x 16-Bit On-Chip ROM
16K x 16-Bit Dual-Access On-Chip RAM
Single-Instruction-Repeat and Block-Repeat Operations for Program Code
Block-Memory-Move Instructions for Efficient Program and Data Management
Instructions With a 32-Bit Long Word Operand
Instructions With Two- or Three-Operand Reads
Arithmetic Instructions With Parallel Store and Parallel Load
Conditional Store Instructions
Fast Return From Interrupt
On-Chip Peripherals
- Software-Programmable Wait-State Generator and Programmable Bank Switching
- On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source
- Two Multichannel Buffered Serial Ports (McBSPs)
- Enhanced 8-Bit Parallel Host-Port Interface (HPI8)
- Two 16-Bit Timers
- Six-Channel Direct Memory Access (DMA) Controller
Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
CLKOUT Off Control to Disable CLKOUT
On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
10-ns Single-Cycle Fixed-Point Instruction Execution Time (100 MIPS) for 3.3-V Power Supply (1.8-V Core)
Available in a 144-Pin Plastic Low-Profile Quad Flatpack (LQFP) (PGE Suffix) and a 144-Pin Ball Grid Array (BGA) (GGU Suffix)

All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE:This data sheet is designed to be used in conjunction with the TMS320C5000 DSP Family Functional Overview (literature number SPRU307).

The TMS320VC5402 fixed-point, digital signal processor (DSP) (hereafter referred to as the '5402 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can be performed in a single machine cycle. In addition, the '5402 includes the control mechanisms to manage interrupts, repeated operations, and function calls.

The TMS320VC5402 fixed-point, digital signal processor (DSP) (hereafter referred to as the '5402 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can be performed in a single machine cycle. In addition, the '5402 includes the control mechanisms to manage interrupts, repeated operations, and function calls.

filter

Andere Audio- & Radar-DSP-SoCs suchen

Herunterladen Video mit Transkript ansehen Video

Keine Designunterstützung von TI verfügbar

Für dieses Produkt gibt es keine laufende Designunterstützung von TI für neue Projekte wie neue Inhalte oder Software-Updates. Wenn verfügbar, finden Sie im Produktordner relevante Begleitmaterialien, Software und Tools. Sie können auch in den TI E2E^TM Supportforen nach archivierten Informationen suchen.

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 14

Top-Dokumentation	Typ	Titel	Datum
*	Datenblatt	TMS320VC5402 Fixed-Point Digital Signal Processor datasheet (Rev. G)	20.10.2008
*	Errata	TMS320UC5402/TMS320VC5402 Digital Signal Processors Silicon Errata (Rev. D)	10.04.2003
	Anwendungshinweis	TMS320VC5402 and TMS320UC5402 Bootloader (Rev. B)	03.11.2004
	Benutzerhandbuch	TMS320C54x Chip Support Library API Reference Guide (Rev. D)	05.05.2003
	Anwendungshinweis	Using the TMS320C5402 DSK Sine Program and evmdsk54x.dll	11.11.2002
	Anwendungshinweis	Interfacing the TLV320AIC12/13/14/15 Codec to the TMS320C5402? DSP	24.10.2002
	Anwendungshinweis	Bootloading the TMS320VC5402 in HPI Mode	29.04.2002
	Benutzerhandbuch	TMS320C54x DSP CPU and Peripherals Reference Set Volume 1 (Rev. G)	31.03.2001
	Benutzerhandbuch	TMS320C54x DSP Algebraic Instruction Set Reference Set Volume 3 (Rev. C)	31.01.2001
	Benutzerhandbuch	TMS320C54x DSP Mnemonic Instruction Set Reference Set Volume 2 (Rev. C)	31.01.2001
	Anwendungshinweis	Interfacing the TLV320AIC10/11 Codec to the TMS320C5402 DSP	18.12.2000
	Anwendungshinweis	Powering the TMS320VC5402 DSP Using the TPS60100, TPS76918, and the TPS3305-18	16.12.1999
	Anwendungshinweis	TPS6010x/TPS6011x Charge Pump (Rev. A)	16.12.1999
	Benutzerhandbuch	TMS320C54x DSP Applications Guide Reference Set Volume 4	01.10.1996

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Debug-Tastkopf

TMDSEMU560V2STM-U — XDS560™-Software v2 – System-Trace-USB-Debug-Sonde

XDS560v2 ist die Debug-Sonde mit der höchsten Leistung der XDS560™-Produktfamilie und unterstützt sowohl den herkömmlichen JTAG-Standard (IEEE1149.1) als auch cJTAG (IEEE1149.7). Beachten Sie, dass das Serial Wire Debugging (SWD) nicht unterstützt wird.

Alle XDS-Debug-Sonden unterstützen Core- und (...)

Unterstützte Produkte und Hardware

Vorrätig

Limit:

Zum Bestellen bitte anmelden

lock

Melden Sie sich an, um den Lagerbestand einzusehen

??asset.out-of-stock-ti_de_DE??

Nicht verfügbar

Debug-Tastkopf

TMDSEMU560V2STM-UE — XDS560v2 System-Trace-USB-und Ethernet-Debug-Tastkopf

The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors that (...)

Unterstützte Produkte und Hardware

Vorrätig

Limit:

Zum Bestellen bitte anmelden

lock

Melden Sie sich an, um den Lagerbestand einzusehen

??asset.out-of-stock-ti_de_DE??

Nicht verfügbar

Debug-Tastkopf

LB-3P-TRACE32-DSP — Debug- und Trace-System Lauterbach TRACE32 für digitale Signalprozessoren (Digital Signal Processors

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

Von: Lauterbach GmbH

Unterstützte Produkte und Hardware

Ansichtsoptionen

Simulationsmodell