SN74AVCH2T45

AKTIV

Bus-Transceiver, zwei Bit, zwei Versorgungsspannungen, mit konfigurierbarer Spannungsumsetzung und T

Eine neuere Version dieses Produkts ist verfügbar

Drop-In-Ersatz mit gegenüber dem verglichenen Baustein verbesserter Funktionalität.
SN74AXCH2T45 AKTIV AXC-Bustransceiver mit doppelter Stromversorgung, 2 Bit, 0,65 bis 3,6 V, mit Bus-Hold Pin-to-pin upgrade with a wider voltage range and improved performance

SN74AVCH2T45

AKTIV

Produktdetails

Bits (#) 2 Data rate (max) (Mbps) 500 Topology Push-Pull Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications GPIO, I2S Features Bus-hold, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 6.6 Technology family AVC Supply current (max) (mA) 0.02 Rating Catalog Operating temperature range (°C) -40 to 85
Bits (#) 2 Data rate (max) (Mbps) 500 Topology Push-Pull Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications GPIO, I2S Features Bus-hold, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 6.6 Technology family AVC Supply current (max) (mA) 0.02 Rating Catalog Operating temperature range (°C) -40 to 85
SSOP (DCT) 8 11.8 mm² (2.95 mm × 4 mm) VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm) DSBGA (YZP) 8 2.8125 mm² (— mm × — mm)
  • Available in the Texas Instruments NanoFree™ Package
  • VCC Isolation
  • 2-Rail Design
  • I/Os are 4.6V Tolerant
  • Partial Power-Down-Mode Operation
  • Bus Hold on Data Inputs
  • Maximum Data Rates
    • 500Mbps (1.8V to 3.3V)
    • 320Mbps (< 1.8V to 3.3V)
    • 320Mbps (Level-Shifting to 2.5V or 1.8V)
    • 280Mbps (Level-Shifting to 1.5V)
    • 240Mbps (Level-Shifting to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
  • Available in the Texas Instruments NanoFree™ Package
  • VCC Isolation
  • 2-Rail Design
  • I/Os are 4.6V Tolerant
  • Partial Power-Down-Mode Operation
  • Bus Hold on Data Inputs
  • Maximum Data Rates
    • 500Mbps (1.8V to 3.3V)
    • 320Mbps (< 1.8V to 3.3V)
    • 320Mbps (Level-Shifting to 2.5V or 1.8V)
    • 280Mbps (Level-Shifting to 1.5V)
    • 240Mbps (Level-Shifting to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22

This 2-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A ports are designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B ports are designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVCH2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The SN74AVCH2T45 features active bus-hold circuitry, which holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature ensures that if either VCC input is at GND, then both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This 2-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A ports are designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B ports are designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVCH2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The SN74AVCH2T45 features active bus-hold circuitry, which holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature ensures that if either VCC input is at GND, then both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt SN74AVCH2T45 2-Bit, 2-Supply, Bus Transceiver with Configurable Level-Shifting and Translation and 3-State Outputs datasheet (Rev. I) PDF | HTML 11.02.2025
Anwendungshinweis Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 02.10.2024
Anwendungshinweis Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 12.07.2024
Anwendungshinweis Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03.07.2024
Auswahlhilfe Voltage Translation Buying Guide (Rev. A) 15.04.2021

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

5-8-LOGIC-EVM — Generisches Logik-Evaluierungsmodul für 5- bis 8-polige DCK-, DCT-, DCU-, DRL- und DBV-Gehäuse

Flexibles EVM zur Unterstützung aller Geräte mit 5- bis 8-poligem DCK-, DCT-, DCU-, DRL- oder DBV-Gehäuse.
Benutzerhandbuch: PDF
Unterstützte Produkte und Hardware
Vorrätig
Limit:
??asset.out-of-stock-ti_de_DE??
Nicht verfügbar
Evaluierungsplatine

AVCLVCDIRCNTRL-EVM — Generisches EVM für richtungsgesteuerte bidirektionale Umsetzungsgeräte mit Unterstützung für AVC un

Das generische EVM unterstützt richtungsgesteuerte ein-, zwei-, vier- und achtkanalige LVC- und AVC-Übersetzungsbausteine. Es unterstützt außerdem die Bus-Hold- und Automobil-Q1-Bausteine in der gleichen Anzahl von Kanälen. Die AVC sind Niederspannungs-Übersetzungsbausteine mit einer niedrigeren (...)

Benutzerhandbuch: PDF
Unterstützte Produkte und Hardware
Vorrätig
Limit:
??asset.out-of-stock-ti_de_DE??
Nicht verfügbar
Simulationsmodell

SN74AVCH2T45 IBIS Model (Rev. B)

SCEM433 (345 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SSOP (DCT) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian
DSBGA (YZP) 8 Ultra Librarian

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos