SN74AUC1G125

AKTIV

Einzel-0,8 V- bis 2,7 V-Highspeed-Wechselrichter mit 3-State-Ausgängen

Jetzt bestellen

Datenblatt

document-pdfAcrobat SN74AUC1G125 Single Bus Buffer Gate With 3-State Output datasheet (Rev. M) (Englisch) PDF | HTML

SN74AUC1G125

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Technology family

AUC

Number of channels

1

IOL (max) (mA)

9

Supply current (max) (µA)

10

IOH (max) (mA)

-9

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Technology family

AUC

Number of channels

1

IOL (max) (mA)

9

Supply current (max) (µA)

10

IOH (max) (mA)

-9

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SOT-23 (DBV)

5

8.12 mm² (2.9 mm × 2.8 mm)

SOT-SC70 (DCK)

5

4.2 mm² (2 mm × 2.1 mm)

DSBGA (YZP)

5

2.1875 mm² (— mm × — mm)

Optimized for 1.8-V operation
±8-mA output drive at 1.8 V
Maximum t_pd of 2.5 ns at 1.8 V, 30 pF load
Wide operating voltage range of 0.8 V to 2.7 V
Over-voltage tolerant I/Os support up to 3.6 V, independent of V_CC
Available in the Texas Instruments NanoFree™ package
I_off feature supports partial power down mode and back drive protection
Low power consumption, 10-µA maximum I_CC
Latch-up performance exceeds 100 mA per JESD 78, Class II

Optimized for 1.8-V operation
±8-mA output drive at 1.8 V
Maximum t_pd of 2.5 ns at 1.8 V, 30 pF load
Wide operating voltage range of 0.8 V to 2.7 V
Over-voltage tolerant I/Os support up to 3.6 V, independent of V_CC
Available in the Texas Instruments NanoFree™ package
I_off feature supports partial power down mode and back drive protection
Low power consumption, 10-µA maximum I_CC
Latch-up performance exceeds 100 mA per JESD 78, Class II

The SN74AUC1G125 device is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

The AUC logic family is specifically designed for speed and is optimized for operation between 1.65-V and 1.95-V V_CC. With an optimal supply and 15-pF load the device can operate at over 250 MHz, or 500 Mbps. The unique output structure of the AUC family provides great signal integrity without the need for external termination when driving 50- to 65-Ω transmission lines of moderate length (less than 15 cm). See Application of the Texas Instruments AUC Sub-1-V Little Logic Devices for more details on this technology.

This device is available in the popular SOT-23 and SC70 packages, as well as the advanced NanoFree™ DSBGA package. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

The SN74AUC1G125 device is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

The AUC logic family is specifically designed for speed and is optimized for operation between 1.65-V and 1.95-V V_CC. With an optimal supply and 15-pF load the device can operate at over 250 MHz, or 500 Mbps. The unique output structure of the AUC family provides great signal integrity without the need for external termination when driving 50- to 65-Ω transmission lines of moderate length (less than 15 cm). See Application of the Texas Instruments AUC Sub-1-V Little Logic Devices for more details on this technology.

This device is available in the popular SOT-23 and SC70 packages, as well as the advanced NanoFree™ DSBGA package. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

filter

Andere Nicht invertierende Puffer & Treiber suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 1

Top-Dokumentation	Typ	Titel	Format-Optionen	Neueste englische Version herunterladen	Datum
*	Datenblatt	SN74AUC1G125 Single Bus Buffer Gate With 3-State Output datasheet (Rev. M)	PDF \| HTML		15.08.2022

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine