All trademarks are the property of their respective owners.
The LMH0034 SMPTE 292M / 259M adaptive cable equalizer is a monolithic integrated circuit for equalizing data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 1.485 Gbps and supports SMPTE 292M, SMPTE 344M and SMPTE 259M.
The LMH0034 implements DC restoration to correctly handle pathological data conditions. DC restoration can be bypassed for low data rate applications. The equalizer is flexible in allowing either single-ended or differential input drive.
Additional features include a combined carrier detect and output mute pin which mutes the output when no signal is present. A programmable mute reference is used to mute the output at a selectable level of signal degradation. A cable length indicator is provided to determine the amount of cable being equalized.
| Top-Dokumentation | Typ | Titel | Format-Optionen | Neueste englische Version herunterladen | Datum |
|---|---|---|---|---|---|
| * | Datenblatt | LMH0034 SMPTE 292M / 259M Adaptive Cable Equalizer datasheet (Rev. H) | 15.04.2013 | ||
| Auswahlhilfe | Broadcast and Professional Video Interface Solutions (Rev. E) | PDF | HTML | 05.04.2017 | ||
| Anwendungshinweis | AN-2145 Power Considerations for SDI Products (Rev. B) | 26.04.2013 | |||
| Anwendungshinweis | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 26.04.2013 | |||
| Anwendungshinweis | AN-1372 LMH0034 PCB Layout Techniques (Rev. B) | 26.04.2013 | |||
| Anwendungshinweis | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 26.04.2013 | |||
| Benutzerhandbuch | SD034EVK User's Guide | 27.06.2012 | |||
| Anwendungshinweis | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 12.11.2009 | |||
| Anwendungshinweis | Timing is Everything Çô The Broadcast Video Signal Path | 02.08.2007 | |||
| Designleitfaden | Broadcast Video Owner's Manual | 17.11.2006 |
Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.
This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
| Gehäuse | Pins | CAD-Symbole, Footprints und 3D-Modelle |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.