The DAC5672 device is a monolithic, dual-channel, 14-bit, high-speed DAC with on-chip voltage reference.
Operating with update rates of up to 275 MSPS, the DAC5672 offers exceptional dynamic performance, tight-gain, and offset matching characteristics that make the device well-suited in I/Q baseband or direct IF communication applications.
Each DAC has a high-impedance, differential-current output suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.
The DAC5672 has two, 14-bit, parallel input ports with separate clocks and data latches. For flexibility, the DAC5672 supports multiplexed data for each DAC on one port when operating in interleaved mode.
The DAC5672 is specifically designed for a differential transformer-coupled output with a 50-Ω doubly-terminated load. For a 20-mA full-scale output current, a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.
The DAC5672 is available in a 48-pin TQFP package. Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolutions. Furthermore, the DAC5672 is pin compatible to the DAC2904 and AD9767 dual DACs. The device is characterized for operation over the industrial temperature range from –40°C to 85°C.
| Top-Dokumentation | Typ | Titel | Format-Optionen | Neueste englische Version herunterladen | Datum |
|---|---|---|---|---|---|
| * | Datenblatt | Dual 14 Bit 275 MSPS DAC datasheet (Rev. D) | 04.08.2017 | ||
| Benutzerhandbuch | TSW6011EVM Quick Start Guide (Rev. D) | 17.08.2016 | |||
| Anwendungshinweis | Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) | 08.05.2015 | |||
| Designleitfaden | Direct Down-Conversion System With I/Q Correction (TIDA-00078 CerTIfied Design) | 23.07.2013 | |||
| Anwendungshinweis | High Speed, Digital-to-Analog Converters Basics (Rev. A) | 23.10.2012 | |||
| Anwendungshinweis | Passive Terminations for Current Output DACs | 10.11.2008 | |||
| Anwendungshinweis | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 08.06.2008 | |||
| Anwendungshinweis | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 02.06.2008 |
Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.
NOTE: Calculator software is available when downloading the application note.
High-speed digital-to-analog converters (DACs) most often use a (...)
The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent (...)
| Gehäuse | Pins | CAD-Symbole, Footprints und 3D-Modelle |
|---|---|---|
| TQFP (PFB) | 48 | Ultra Librarian |
Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.