ADC12D1000RF

AKTIV

Produktdetails

Sample rate (max) (Msps) 1000, 2000 Resolution (Bits) 12 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2700 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 3510 Architecture Folding Interpolating SNR (dB) 60.1 ENOB (Bits) 9.6 SFDR (dB) 75 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 1000, 2000 Resolution (Bits) 12 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2700 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 3510 Architecture Folding Interpolating SNR (dB) 60.1 ENOB (Bits) 9.6 SFDR (dB) 75 Operating temperature range (°C) -40 to 85 Input buffer Yes
PBGA (NXA) 292 729 mm² (27 mm × 27 mm)
  • Excellent Noise and Linearity up to and Above fIN =
    2.7 GHz
  • Configurable to Either 3.2 or 2 GSPS Interleaved
    or 1600 or 1000 MSPS Dual ADC
  • New DESCLKIQ Mode for High Bandwidth, High
    Sampling Rate Apps
  • Pin-Compatible With ADC10D1x00, ADC12D1x00
  • AutoSync Feature for Multi-Chip Synchronization
  • Internally Terminated, Buffered, Differential Analog
    Inputs
  • Interleaved Timing Automatic and Manual Skew
    Adjust
  • Test Patterns at Output for System Debug
  • Time Stamp Feature to Capture External Trigger
  • Programmable Gain, Offset, and tAD Adjust
    Feature
  • 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
  • Key Specifications
    • Resolution 12 Bits
    • Interleaved 3.2- and 2-GSPS ADC
      • IMD3 (Fin = 2.7 GHz at –13 dBFS) –63.7/–73
        dBFS (Typical)
      • IMD3 (Fin = 2.7 GHz at –16 dBFS) –66.7/–85
        dBFS (Typical)
      • Noise Floor –154.6/–154 dBm/Hz (Typical)
      • Power 3.94/3.42 W (Typical)
    • Dual 1600/1000 MSPS ADC, Fin = 498 MHz
      • ENOB 9.2/9.4 Bits (Typical)
      • SNR 58.2/58.8 dB (Typical)
      • SFDR 66.7/71.9 dBc (Typical)
      • Power per Channel 1.97/1.71 W (Typical)
  • Excellent Noise and Linearity up to and Above fIN =
    2.7 GHz
  • Configurable to Either 3.2 or 2 GSPS Interleaved
    or 1600 or 1000 MSPS Dual ADC
  • New DESCLKIQ Mode for High Bandwidth, High
    Sampling Rate Apps
  • Pin-Compatible With ADC10D1x00, ADC12D1x00
  • AutoSync Feature for Multi-Chip Synchronization
  • Internally Terminated, Buffered, Differential Analog
    Inputs
  • Interleaved Timing Automatic and Manual Skew
    Adjust
  • Test Patterns at Output for System Debug
  • Time Stamp Feature to Capture External Trigger
  • Programmable Gain, Offset, and tAD Adjust
    Feature
  • 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
  • Key Specifications
    • Resolution 12 Bits
    • Interleaved 3.2- and 2-GSPS ADC
      • IMD3 (Fin = 2.7 GHz at –13 dBFS) –63.7/–73
        dBFS (Typical)
      • IMD3 (Fin = 2.7 GHz at –16 dBFS) –66.7/–85
        dBFS (Typical)
      • Noise Floor –154.6/–154 dBm/Hz (Typical)
      • Power 3.94/3.42 W (Typical)
    • Dual 1600/1000 MSPS ADC, Fin = 498 MHz
      • ENOB 9.2/9.4 Bits (Typical)
      • SNR 58.2/58.8 dB (Typical)
      • SFDR 66.7/71.9 dBc (Typical)
      • Power per Channel 1.97/1.71 W (Typical)

The 12-bit 3.2- and 2-GSPS ADC12D1x00RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D1x00RF augments the very large Nyquist zone of TI’s GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 3rd Nyquist zone

The ADC12D1x00RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common-mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of –40°C to 85°C.

The 12-bit 3.2- and 2-GSPS ADC12D1x00RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D1x00RF augments the very large Nyquist zone of TI’s GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 3rd Nyquist zone

The ADC12D1x00RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common-mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of –40°C to 85°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 9
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt ADC12D1x00RF 12-Bit, 3.2-GSPS and 2-GSPS RF-Sampling ADC datasheet (Rev. H) PDF | HTML 31.08.2015
Anwendungshinweis AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) 03.02.2017
Anwendungshinweis Signal Chain Noise Figure Analysis 29.10.2014
Anwendungshinweis Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat 09.12.2013
Anwendungshinweis AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) 01.05.2013
Benutzerhandbuch Schematic and Layout Recommendations for the GSPS ADC 29.04.2013
Anwendungshinweis AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 26.04.2013
Anwendungshinweis From Sample Instant to Data Output: Understanding Latency in the GSPS ADC 18.12.2012
Product overview ADC12Dxx00RF Direct RF-Sampling ADC Family 16.05.2012

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Support-Software

WAVEVISION5 — WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

Unterstützte Produkte und Hardware
Simulationsmodell

ADC12D1000 IBIS Model

SNAM014.ZIP (41 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Referenzdesign

TIDA-00113 — Ansteuerung von GSPS-A/D-Wandlern im Ein- oder Zweikanal-Modus für Anwendungen mit großer Bandbreite

This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications.  The tradeoffs considered include balun construction, insertion loss, dynamic (...)

Unterstützte Produkte und Hardware
Referenzdesign

TIDA-00479 — Optimale Taktquellen für GSPS-ADCs – Referenzdesign

The ADC12D1600RFRB reference design provides a platform to demonstrate a high speed digitizer application which incorporates clocking, power management, and signal processing. The reference design utilizes the 1.6 GSPS ADC12D1600RF device, onboard FPGA Xilinx Virtex 4, and high performance clock (...)

Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
PBGA (NXA) 292 Ultra Librarian

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos