产品详细信息

Sample rate (Max) (MSPS) 2600 Resolution (Bits) 14 Number of input channels 2 Interface type JESD204B Analog input BW (MHz) 2300 Rating Catalog Input range (Vp-p) 1.1 Power consumption (Typ) (mW) 3400 SNR (dB) 65.5 ENOB (Bits) 10.5 SFDR (dB) 75 Operating temperature range (C) -40 to 85 Input buffer Yes
Sample rate (Max) (MSPS) 2600 Resolution (Bits) 14 Number of input channels 2 Interface type JESD204B Analog input BW (MHz) 2300 Rating Catalog Input range (Vp-p) 1.1 Power consumption (Typ) (mW) 3400 SNR (dB) 65.5 ENOB (Bits) 10.5 SFDR (dB) 75 Operating temperature range (C) -40 to 85 Input buffer Yes
VQFNP (RTD) 64 81 mm² 9 x 9
  • 14-Bit, dual channel 2.6/3.0-GSPS ADC
  • Noise spectral density:
    • NSD = -156 dBFS/Hz (no AVG, 3 GSPS)
    • NSD = -159 dBFS/Hz (2x AVG , 3 GSPS)
    • NSD = -161 dBFS/Hz (4x AVG, 2.6 GSPS)
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 50 fs
  • Low close-in residual phase noise:
    • -127 dBc/Hz at 10 kHz offset
  • Spectral performance (fIN = 1 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 64.7 dBFS
    • SFDR HD2,3: 75 dBc
    • SFDR worst spur: 90 dBFS
  • Spectral performance (fIN = 1.8 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 61.6 dBFS
    • SFDR HD2,3: 70 dBc
    • SFDR worst spur: 90 dBFS
  • Input fullscale: 1.1/1.35 Vpp (2/3.5 dBm)
  • Code error rate (CER): 10-15
  • Full power input bandwidth (-3 dB): 2.3 GHz
  • JESD204B serial data interface
    • Maximum lane rate: 13 Gbps
    • Supports subclass 1 deterministic latency
  • Digital down-converters
    • Up to four DDC per ADC channel
    • Complex output: 4x to 128x decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1 us
  • Power consumption: 2.2 W/channel (2x AVG)
  • Power supplies: 1.8 V, 1.2 V
  • 14-Bit, dual channel 2.6/3.0-GSPS ADC
  • Noise spectral density:
    • NSD = -156 dBFS/Hz (no AVG, 3 GSPS)
    • NSD = -159 dBFS/Hz (2x AVG , 3 GSPS)
    • NSD = -161 dBFS/Hz (4x AVG, 2.6 GSPS)
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 50 fs
  • Low close-in residual phase noise:
    • -127 dBc/Hz at 10 kHz offset
  • Spectral performance (fIN = 1 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 64.7 dBFS
    • SFDR HD2,3: 75 dBc
    • SFDR worst spur: 90 dBFS
  • Spectral performance (fIN = 1.8 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 61.6 dBFS
    • SFDR HD2,3: 70 dBc
    • SFDR worst spur: 90 dBFS
  • Input fullscale: 1.1/1.35 Vpp (2/3.5 dBm)
  • Code error rate (CER): 10-15
  • Full power input bandwidth (-3 dB): 2.3 GHz
  • JESD204B serial data interface
    • Maximum lane rate: 13 Gbps
    • Supports subclass 1 deterministic latency
  • Digital down-converters
    • Up to four DDC per ADC channel
    • Complex output: 4x to 128x decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1 us
  • Power consumption: 2.2 W/channel (2x AVG)
  • Power supplies: 1.8 V, 1.2 V

The ADC32RF5x is a single core 14-bit, 2.6 GSPS to 3 GSPS, dual channel analog to digital converters (ADC) that supports RF sampling with input frequencies up to 4 GHz. The design maximizes signal-to-noise ratio (SNR) and delivers a noise spectral density of -156 dBFS/Hz. Using additional internal ADCs along with on-chip signal averaging, the noise density improves to -161 dBFS/Hz.

Each ADC channel can be connected to a quad-band digital down-converter (DDC) using a 48-bit NCO which supports phase coherent frequency hopping. Using the GPIO pins for NCO frequency control, frequency hopping can be achieved in less than 1 µs.

The ADC32RF54 and ADC32RF55 supports the JESD204B serial data interface with subclass 1 deterministic latency using data rates up to 13 Gbps.

The power efficient ADC architecture consumes 1.8 W/ch at 3 Gsps and provides power scaling with lower sampling rates.

The ADC32RF5x is a single core 14-bit, 2.6 GSPS to 3 GSPS, dual channel analog to digital converters (ADC) that supports RF sampling with input frequencies up to 4 GHz. The design maximizes signal-to-noise ratio (SNR) and delivers a noise spectral density of -156 dBFS/Hz. Using additional internal ADCs along with on-chip signal averaging, the noise density improves to -161 dBFS/Hz.

Each ADC channel can be connected to a quad-band digital down-converter (DDC) using a 48-bit NCO which supports phase coherent frequency hopping. Using the GPIO pins for NCO frequency control, frequency hopping can be achieved in less than 1 µs.

The ADC32RF54 and ADC32RF55 supports the JESD204B serial data interface with subclass 1 deterministic latency using data rates up to 13 Gbps.

The power efficient ADC architecture consumes 1.8 W/ch at 3 Gsps and provides power scaling with lower sampling rates.

下载

您可能感兴趣的相似产品

功能与比较器件相似。
NEW AFE7906 正在供货 六通道、5MHz 至 12GHz、3GSPS、射频采样 ADC

Six receive (RX) channels, better power/channel and support up to 12-GHz fIN

技术文档

star = 有关此产品的 TI 精选热门文档
未找到结果。请清除搜索,并重试。
查看全部 2
类型 项目标题 下载最新的英语版本 日期
* 数据表 ADC32RF5x Dual Channel 14-bit 2.6 to 3-GSPS RF Sampling Data Converter 数据表 PDF | HTML 19 Feb 2019
应用手册 Clocking Large Systems using LMX1204 in Cascaded Configuration PDF | HTML 23 Jun 2022

设计和开发

如需其他信息或资源,请查看下方列表,点击标题即可进入详情页面。

评估板

ADC32RF54EVM — 适用于 ADC32RF54 双通道 14 位 2.6GSPS 高 NSD 射频采样 ADC 的评估模块

ADC32RF54 评估模块 (EVM) 是一款用于展示 ADC32RF5x 系列高速 JESD204B 接口模数转换器 (ADC) 性能的平台。借助板载电压调节、时钟解决方案 (LMK04832)、变压器耦合模拟输入和 USB 接口,可轻松评估 ADC32RF5x 系列。

不仅可通过现场可编程门阵列 (FPGA) 夹层卡 (FMC) 连接器连接 TSW14J58EVM(单独出售),还能使用高速数据转换器专业版软件 (DATACONVERTERPRO-SW) 轻松评估并查看 JESD204B 接口的数据捕获(高达 1.5GB)。

TI.com 無法提供
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚数 下载
VQFN (RTD) 64 了解详情

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 认证摘要
  • 持续可靠性监测

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持与培训

视频