




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Top Overlay	TID#: TIDA-00928E1_CU		
PLOT NAME = Top Overlay	GENERATED : 1/24/2018 3:49:26 PM		TEXAS INSTRUMENTS




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Top Solder	TID#: TIDA-00928E1_CU		
PLOT NAME = Top Solder Mask	GENERATED : 1/24/2018 3:49:26 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Top Layer	TID#: TIDA-00928E1_CU		
PLOT NAME = Top Layer	GENERATED : 1/24/2018 3:49:26 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = L3_P2	TID#: TIDA-00928E1_CU		
PLOT NAME = Signal Layer 1	GENERATED : 1/24/2018 3:49:26 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = L2_P1	TID#: TIDA-00928E1_CU		
PLOT NAME = Signal Layer 2	GENERATED : 1/24/2018 3:49:26 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Bottom Layer	TID#: TIDA-00928E1_CU		
PLOT NAME = Bottom Layer	GENERATED : 1/24/2018 3:49:27 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Bottom Solder	TID#: TIDA-00928E1_CU		
PLOT NAME = Bottom Solder Mask	GENERATED : 1/24/2018 3:49:27 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Bottom Overlay	TID#: TIDA-00928E1_CU		
PLOT NAME = Bottom Overlay	GENERATED : 1/24/2018 3:49:27 PM	TEXAS INSTRUMENTS	

Layer Stack Up Detail for: TIDA-00928E2_CU_PCB.PcbDoc			
Layer Name	Berber Document	Copper Thickness	Dielectric Material
Top Solder Mask	<.GTS>		Solder Resist
Top Layer	<.GTL>	1.4mil	FR-4 High Tg
L2_P1	<.G1>	1.4mil	FR-4 High Tg
L3_P2	<.G2>	1.4mil	FR-4 High Tg
Bottom Layer	<.GBL>	1.4mil	FR-4 High Tg
Bottom Solder Mask	<.GBS>		Solder Resist

DESIGN INFORMATION

BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)

64.39mm X 75.00mm

Number of Layers : 4
MIN. TRACK WIDTH: 7 MIL
MIN. CLEARANCE: 7.86 MIL
MIN. VIA PAD SIZE: 19.685 MIL

MINIMUM ANNULAR RING 0.14mm (5.5MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL

MATERIAL:
☐ FR-408 ☒ FR-4 High Tg ☐ OTHER
THICKNESS: ☒ 62 MIL (1.6mm) +/-10% ☐ OTHER
TOLERANCE: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/-
BOW & TWIST: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/-

COPPER THICKNESS (FINISHED):
OUTER: ☒ 1.4MIL (1oz) ☐ 2MIL (1.4oz) ☐ 2.8MIL (2oz)
INNER SIGNAL: ☒ 1.4MIL (1oz) ☐ 2.8MIL (2oz) ☐ N/A

DRILLING:
REFERENCE: ☒ AS SHOWN ☒ NC_DRILL FILES
PTH MIN COPPER THICKNESS: ☒ 1MIL ☐ OTHER

BOARD FINISH:
SILKSCREEN: ☒ TOP ☒ BOTTOM
SILKSCREEN COLOR: ☒ WHITE ☐ OTHER
SOLDER RESIST COLOR:
☒ GREEN ☐ BLUE ☐ OTHER

SURFACE FINISH: ☒ IMMERSION GOLD (ENIG) ☐ ENEPIG
☐ IMM. TIN/SILVER OR EQUIV ☐ OTHER

ARRAY/PANEL: ☐ CUT AND TRIM PER MECH LAYER 1
☐ N.C. ROUTE ☒ V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
☒ ANSI IPC-A-600F CLASS -> ☐ 1 ☒ 2 ☐ 3
☒ UL 94V-0 ☒ RoHS ☐ OTHER PER ORDER

ADDITIONAL REQUIREMENTS: VIA TENTING: YES ☒ NO ☐
MICROSECTION: ☐ YES IMPEDANCE CONTROL: YES ☒ NO ☐
BARE BOARD ELEC. TEST: ☐ NONE ☒ REQUIRED ☐ PER ORDER
MANUFACTURER'S UL: ☐ RAIL ☐ METAL ☒ SILK



PROJECT TITLE:
TIDA-00928E1_CU
DESIGNED FOR:
Public Release
FILE NAME:
TIDA-00928E2_CU.PcbDoc

ENGINEER: Sreenivasa LAYOUT BY: Avinash N
SCALE: 1.12 ALTIM DESIGNER VERSION: 16.1.12.290


IMPEDANCE TABLE

LAYER	TRACE WIDTH	SPACING	IMPEDANCE	REFERENCE LAYER
TOP	7 MIL	16 MIL	100 OHM +/-10%	L2_GND-PLANE
BOTTOM	7 MIL	16 MIL	100 OHM +/-10%	L3_PWR-PLANE

Drill Table

Symbol	Count	Hole Size	Plated
□	1	17.72mil <0.450mm>	PTH
✕	1	40.00mil <1.016mm>	PTH
F	2	33.00mil <0.838mm>	PTH
B	2	44.00mil <1.118mm>	PTH
E	2	57.09mil <1.450mm>	NPTH
⊕	2	62.20mil <1.580mm>	PTH
⊗	2	127.95mil <3.250mm>	NPTH
D	3	32.00mil <0.813mm>	PTH
C	4	128.00mil <3.251mm>	NPTH
J	5	7.87mil <0.200mm>	PTH
A	8	35.04mil <0.890mm>	PTH
H	41	20.00mil <0.508mm>	PTH
I	46	16.00mil <0.406mm>	PTH
G	102	12.00mil <0.305mm>	PTH
221 Total			

DRILL TOLERANCES: FOR 7.87MIL DRILL +0/-7.87MIL
FOR 12MIL DRILL +0/-12MIL
FOR PTH DRILL +/-3MIL
FOR NPTH +/-2MILS



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00928E1_CU	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Drill Drawing	TID#: TIDA-00928E1_CU		
PLOT NAME = Drill Drawing	GENERATED : 1/24/2018 3:49:28 PM	TEXAS INSTRUMENTS	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.