


## FABRICATION NOTES:

- FABRICATE PCB IN ACCORDANCE WITH IPC-6013D, CLASS 2, PER IPC-6013.
- MATERIALS:
  - LAMINATE AND PREPREG (0.75MM) TO BE IN ACCORDANCE WITH IPC-4101/1124 (MIN TO 175).
  - COPPER FOIL TO BE IN ACCORDANCE WITH IPC-4101, UNLESS OTHERWISE SPECIFIED. ALL COPPER WEIGHT FOR INNER SIGNAL LAYERS AND INNER PLANE LAYERS TO BE 1 OZ. (1.02). FOR OUTER LAYERS (2 OZ.), COPPER WEIGHT IS TO BE CONSIDERED "TYPICAL". THE COPPER FOIL THICKNESS TOLERANCES SHALL BE AS PER IPC ROHS TABLE NO. 3-7 AND 3-8.
  - ALL HOLEX SHALL BE LOCATED WITHIN 0.1MM DIAMETER OF TRUE POSITION.
  - LAYER TO LAYER REGISTRATION SHALL BE WITHIN 0.15MM.
  - MIN AND MAX SHALL NOT EXCEED MORE THAN 0.1% OF THE DESIGN LENGTH.
  - CONDUCTOR WIDTH SHALL NOT BE LESS THAN 20% FROM ITS ORIGINAL DATA. INCREASE FOR MATCHING IMPEDANCE MINISTAL SHALL APPEARE THE MODIFIED WIDTHS AND SPACING.
  - TRACE WIDTH SHALL BE MEASURED ON THE SURFACE IN CONTACT WITH THE LAMINATE.
  - BOARD FINISHED SHALL BE ACCORDING TO IPC-6013D CLASS 2.
  - AUTOMATED OPTICAL INSPECTION OF ALL THE LAYERS IS REQUIRED.
  - FINISH:
    - ALL EXPOSED CONDUCTIVE PATTERN AREAS NOT COVERED WITH SOLDER MASK OR OTHER PLATING SHALL BE ENIG. ELECTROLESS NICKEL/IMMERSION GOLD. ELECTROLESS NICKEL SHALL BE 0.4 MICRONS. TYPICAL IMMERSION GOLD THICKNESS SHALL BE 0.04-0.06 MICRONS OF SOLDERABLE IMMERSION GOLD SURFACE.
    - APPLY LIQUID PHOTO IMAGEABLE SOLDER MASK PER IPC-6013D, CLASS 2, TO BOTH SIDES OF THE BOARD OVER BARE COPPER. VIA HOLES SHALL BE FILLED WITH NON CONDUCTIVE IMI AND COVERED WITH SOLDER MASK. ONLY SOLDER MASK IMAGES THAT ARE 0.1MM(0.004") PER SIDE SHALL BE REDUCED IF REQUIRED.
    - ALL OTHER SOLDER MASK IMAGES SHALL NOT BE ENLARGED. SOLDER MASK SHALL BE RED.
    - SILKSCREEN SHALL BE WHITE, PERMANENT, ORGANIC, NON-CONDUCTIVE IMI. THERE SHALL BE NO SILKSCREEN ON ANY SOLDERABLE COMPONENT PAD. CLIPPING OF SILK SCREEN SHALL BE ALLOWED IF THE SILK SCREEN FALLS ON SOLDERABLE AREAS.
    - SURFACE AND VIA HOLES (MINI SHALL NOT BE LESS THAN 0.0017") INCREASE OF LAYER VIA'S, BLIND VIA'S SHALL NOT BE LESS THAN 0.0017") AND BURIED VIA'S SHALL NOT BE LESS THAN 0.0017").
    - ALL HOLES SURROUNDED BY LAND <0.010" SHALL BE COMPLIANCE TO IPC6012, CLASS 2.
- WARNING:
  - BOARD SHALL MEET THE REQUIREMENTS OF UL-94V-0 WITH FLAMMABILITY RATING OF MINIMUM 94V-0, UL 1000. MANUFACTURER'S IDENTIFICATION AND DATE CODE LETTER SHALL BE RENDERED IN SILKSCREEN.
- TEST REQUIREMENTS:
  - 100% NET LIST ELECTRICAL VERIFICATION USING MINISTAL SUPPLIED IPC-6013D NET LIST FOR OPENS AND SHORTS.
  - TRIEVING IS ALLOWED ONLY IN THE PANEL FRAME, NOT IN THE CIRCUIT AREA.
  - TEAR DRIPS SHALL BE ADDED ON VIA'S AND THROUGH HOLE PADS IN ALL INTERNAL AND OUTER LAYERS.
  - ALL UNCONNECTED VIA'S SHALL BE SUPPRESSED IF REQUIRED.
  - FINISHED PCB THICKNESS SHALL BE 0.0031" +/-0.0004".
  - MIN TRICE WIDTH/SPACING ON BOARD IS 0.0040"/0.0040".
  - PLATE EDGE CONNECT 0.010 (0.0003") MINIMUM GOLD THICKNESS OVER 2.0MM (0.0001") MINIMUM LOW STRESS NICKEL.

## DRILL CHART: TOP TO BOTTOM

FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	8.0	+3.0/-3.0	PLATED	1684
•	16.0	+3.0/-3.0	PLATED	14
•	36.0	+3.0/-3.0	PLATED	24
•	40.0	+3.0/-3.0	PLATED	14
•	44.0	+2.0/-2.0	PLATED	41
•	48.0	+3.0/-3.0	PLATED	80
•	60.0	+3.0/-3.0	PLATED	4
•	32.0	+2.0/-2.0	NON-PLATED	8
•	32.0	+3.0/-3.0	NON-PLATED	2
•	124.0	+3.0/-3.0	NON-PLATED	4
•	124.0	+3.0/-3.0	NON-PLATED	6
•	48.0x24.0	+3.0/-3.0	PLATED	2
•	48.0x24.0	+3.0/-3.0	PLATED	4
•	68.0x24.0	+3.0/-3.0	PLATED	2



## IMPEDANCE SPECIFICATIONS

SL#	TYPE	LAYER	TRACEWIDTH(MM)	SPACING(MM)	IMPEDANCE(Ohms)	REF LAYER
01	EDGE COUPLED MICROSTRIP	1,1,6	4.3	6.8	100	1,2
02	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
03	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
04	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
05	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
06	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
07	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
08	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
09	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2
10	EDGE COUPLED MICROSTRIP	1,1,6	3.3	6.8	100	1,2

## LAYER STACKUP

LAYER NAME	FINISHED Cu	X-SECTION	DIELECTRIC THICKNESS
PRIMARY SIDE SILKSCREEN	1oz		0.0035
PRIMARY SIDE SOLDERMASK	1oz		0.0040
LO1 - PRIMARY SIDE	1oz		0.0040
LO2 - GROUND PLANE-1	1oz		0.0040
LO3 - INNER SIGNAL-1	1oz		0.0040
LO4 - INNER SIGNAL-2	1oz		0.0040
LO5 - POWER PLANE-1	1oz		0.0040
LO6 - SECONDARY SIDE	1oz		0.0035
SECONDARY SIDE SOLDERMASK	1oz		0.0040
SECONDARY SIDE SILKSCREEN	1oz		0.0035

MISTRAL

MISTRAL SOLUTIONS PVT. LTD.,  
#60, ADARSH REGENT, 100' FEET RING ROAD,  
DOMLUR EXTENSION, BANGALORE 560 071.PCB,  
AM243x LP EVM

APPROVALS	DATE	SIZE	DRAWING NO.	REV
DRAWN	NAME	DDMMYY	C	PROC109
CHECKED	NAME	DDMMYY	SCALE: NONE	FILE NAME:
APPROVED	NAME	DDMMYY		SHEET 01 OF 13