


REVISIONS		
REV #	DESCRIPTION	DATE
REV E1	CCN #	290424

FABRICATION NOTES:

- FABRICATE PCB IN ACCORDANCE WITH IPC-6012D, CLASS 2; PER IPC-6011. PCB SHALL BE MANUFACTURED USING ITEQ IF 180A OR EQUIVALENT.
2. MATERIALS:
1. LAMINATE AND PREPREG (B-STAGE) TO BE IN ACCORDANCE WITH IPC-4101/126. (MIN.TG 170)
 2. COPPER FOIL TO BE IN ACCORDANCE WITH IPC-MF-150. UNLESS OTHERWISE SPECIFIED, THE COPPER FOIL THICKNESS TOLERANCES SHALL BE AS PER IPC 6012B TABLE NO.3-7 AND 3-8.
3. ALL HOLES SHALL BE LOCATED WITHIN 0.15MM DIAMETER OF TRUE POSITION. LAYER TO LAYER REGISTRATION SHALL BE WITHIN 0.125MM.
4. BOW AND TWIST SHALL NOT EXCEED MORE THAN 0.75% OF THE DESIGN LENGTH.
5. CONDUCTOR WIDTH SHALL NOT BE LESS THAN 20% FROM ITS ORIGINAL DATA. INCASE FOR MATCHING IMPEDANCE MISTRAL SHALL APPROVE THE MODIFIED WIDTHS AND SPACING.
6. TRACE WIDTH SHALL BE MEASURED ON THE SURFACE IN CONTACT WITH THE LAMINATE.
7. BOARD FINISH SHALL BE ACCORDING TO IPC-6012D CLASS 2.
8. AUTOMATED OPTICAL INSPECTION OF ALL THE LAYERS IS REQUIRED.
9. FINISH:
1. ALL EXPOSED CONDUCTIVE PATTERN AREAS NOT COVERED WITH SOLDER MASK OR OTHER PLATING SHALL BE ENIG, ELECTROLESS NICKEL/IMMERSION GOLD, ELECTROLESS NICKEL SHALL BE 3-6 MICRONS, TYPICAL IMMERSION GOLD THICKNESS SHALL BE 0.04-0.06 MICRONS OF SOLDERABLE IMMERSION GOLD SURFACE.
 2. APPLY LIQUID PHOTO IMAGEABLE SOLDER MASK PER IPC-SM-840, CLASS H, TO BOTH SIDES OF THE BOARD OVER BARE COPPER. VIA HOLES SHALL BE RESIN FILLED AND COVERED WITH SOLDER MASK. ONLY SOLDER MASK IMAGES THAT ARE 0.09(0.003") PER SIDE SHALL BE REDUCED IF REQUIRED.
 3. ALL OTHER SOLDER MASK IMAGES SHALL NOT BE ENLARGED. DEFAULT COLOUR OF SOLDER MASK SHALL BE GREEN.
 4. SILKSREEN SHALL BE WHITE, PERMANENT, ORGANIC, NON-CONDUCTIVE INK. THERE SHALL BE NO SILKSREEN ON ANY SOLDERABLE COMPONENT PAD. CLIPPING OF SILK SCREEN SHALL BE ALLOWED IF THE SILK SCREEN FALLS ON SOLDERABLE AREAS.
 5. SURFACE AND VIA HOLES FINISH SHALL NOT BE LESS THAN 20UM [0.00079"], INCASE OF LASER VIA'S, BLIND VIA'S SHALL NOT BE LESS THAN 12UM [0.00047"] AND BURIED VIA'S SHALL NOT BE LESS THAN 15UM [0.0006"].
 6. ALL HOLES SURROUNDED BY LAND <=0.010" SHALL BE COMPLIANCE TO IPC6012, CLASS 2.
10. MARKING:
1. BOARD SHALL MEET THE REQUIREMENTS OF UL-796C WITH FLAMMABILITY RATING OF MINIMUM 94V-0. UL LOGO, MANUFACTURER'S IDENTIFICATION AND DATE CODE LETTER SHALL BE RENDERED IN SILKSREEN.
- 10 TEST REQUIREMENTS:
1. 100% NET LIST ELECTRICAL VERIFICATION USING MISTRAL SUPPLIED IPC-D-356 NET LIST FOR OPENS AND SHORTS.
 11. THEIVING IS ALLOWED ONLY IN THE PANEL FRAME, NOT IN THE CIRCUIT AREA.
 12. TEAR DROPS SHALL BE ADDED ON VIA'S AND THROUGH HOLE PADS IN ALL INTERNAL AND OUTER LAYERS.
 13. ALL UNCONNECTED VIA'S SHALL BE SUPPRESSED IF REQUIRED.
 14. FINISHED PCB THICKNESS SHALL BE 0.427" +/-0.10%.
 15. MIN TRACE WIDTH/SPACING ON BOARD IS 0.0033"/0.00339".
 16. ENSURE UL REGISTERED E-FILE NUMBER SHALL BE PRINTED ON THE PCB SILKSREEN.
 17. VIA ON PAD SHALL BE RESIN FILLED AND CAP-PLATED.




DRILL CHART: TOP TO BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	8.0	+3.0/-3.0	PLATED	3916
•	30.0	+3.0/-3.0	PLATED	1
•	34.0	+3.0/-3.0	PLATED	3
•	40.0	+3.0/-2.0	PLATED	4
•	40.0	+3.0/-3.0	PLATED	15
•	44.0	+2.0/-2.0	PLATED	22
•	46.0	+3.0/-3.0	PLATED	2
■	60.0	+3.0/-3.0	PLATED	24
■	66.0	+3.0/-3.0	PLATED	2
■	78.0	+3.0/-3.0	PLATED	4
■	32.0	+3.0/-3.0	NON-PLATED	28
■	34.0	+2.0/-2.0	NON-PLATED	2
■	40.0	+3.0/-3.0	NON-PLATED	4
■	48.0	+3.0/-3.0	NON-PLATED	2
■	68.0	+3.0/-3.0	NON-PLATED	4
■	108.0	+3.0/-3.0	NON-PLATED	9
⊙	126.0	+3.0/-3.0	NON-PLATED	8
■	48.0x22.0	+3.0/-3.0	PLATED	4
■	62.0x24.0	+2.0/-2.0	PLATED	4
■	68.0x34.0	+3.0/-3.0	PLATED	4
■	82.0x24.0	+2.0/-2.0	PLATED	4
■	118.0x28.0	+3.0/-3.0	PLATED	2
⊙	158.0x78.0	+3.0/-3.0	NON-PLATED	8

IMPEDANCE SPECIFICATIONS

SL#	TYPE	TYPE	TRACEWIDTH (Mils)	SPACING (Mils)	IMPEDANCE (Ohms)	REF LAYER
01	MICROSTRIP	L1, L8	7.5	NA	50	L2, L7
02	EDGE COUPLED MICROSTRIP	L1, L8	4.7	4	90	L2, L7
03	EDGE COUPLED MICROSTRIP	L1	5	4	120	L4
04	MICROSTRIP	L1, L8	15.4	NA	33	L2, L7
05	MICROSTRIP	L1, L8	11.3	NA	40	L2, L7
06	EDGE COUPLED MICROSTRIP	L1, L8	10.3	4	120	L2, L7
07	EDGE COUPLED MICROSTRIP	L1, L8	8	5.7	80	L2, L7
08	EDGE COUPLED STRIPLINE	L3	3.5	5.8	90	L2/L4
09	STRIPLINE	L3	3	NA	50	L2/L4
10	STRIPLINE	L3	4.8	NA	40	L2/L4
11	EDGE COUPLED STRIPLINE	L3	4	8	120	L2/L4
12	EDGE COUPLED STRIPLINE	L3	3	6.5	133	L2/L4
13	STRIPLINE	L5	6.7	NA	40	L4/L6
14	EDGE COUPLED STRIPLINE	L5	5	4.6	80	L4/L6
15	STRIPLINE	L7	6	NA	60	L6/L8
16	EDGE COUPLED STRIPLINE	L7	5.25	4	66	L6/L8

LAYER STACKUP

	LAYER NAME	FINISHED Cu	X-SECTION	DIELECTRIC THICKNESS
				[INCHES]
	PRIMARY SIDE SILKSCREEN			
	PRIMARY SIDE SOLDERMASK			
L01	PRIMARY SIDE	1.35oz.		
L02	GROUND-PLANE-1	1oz.		0.00436
L03	INNER-SIGNAL-1	0.5oz.		0.00493
L04	POWER-PLANE-1	1oz.		0.006
L05	INNER-SIGNAL-2	1oz.		0.00493
L06	POWER-PLANE-2	0.5oz.		0.003
L07	GROUND-PLANE-2	1oz.		0.00436
L08	SECONDARY SIDE	1.35oz.		
	SECONDARY SIDE SOLDERMASK			
	SECONDARY SIDE SILKSCREEN			

SIGNATURES		DATE		 TEXAS INSTRUMENTS	PROC180
LAYOUT BY	BR	290424			
REVIEWED BY	ZA	290424			
APPROVED BY	AMB	290424			
				AM62D EVM BOARD	
		SIZE D			Rev E1
		SCALE: NONE		SHEET 1 OF 15	