

High-Performance Analog Products

Analog Applications Journal

Fourth Quarter, 2008



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
Clocks and Timers	www.ti.com/clocks
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video and Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Contents

Introduction	4
Data Acquisition	
Stop-band limitations of the Sallen-Key low-pass filter	5
An ideal low-pass filter attenuates all frequencies of the input signal that are above the cutoff frequency. Under the right conditions, the gain of a Sallen-Key low-pass filter can initially decrease as expected but will then start to increase as the frequency continues to increase. This article characterizes this pitfall of the Sallen-Key low-pass filter with three different op amps. As a possible alternative, a multiple-feedback low-pass filter is presented that does not have gain-reversal characteristics at higher frequencies.	
Power Management	
Getting the most battery life from portable systems	8
Most portable systems have a common requirement to maximize run time between charges without sacrificing battery service life. Depending on usage and cell aging, previous-generation fuel gauges have required battery capacity to be underestimated by up to 15% to ensure adequate shutdown warning. This article describes TI's <i>Impedance Track</i>[™] technology, which can provide up to 99% fuel-gauge accuracy for the entire lifetime of the battery pack. Also covered are the available <i>Impedance Track</i> evaluation modules that support SMBus interface options, and extensive software analysis tools to control, log, and display real-time battery conditions.	
Compensating and measuring the control loop of a high-power LED driver	14
Compensating the loop of a WLED current-regulating boost converter is a bit different than compensating the same converter configured to regulate voltage. This article describes how to modify a simplified, small-signal control-loop model to fit a WLED current-regulating boost converter. A method to measure the boost converter's control loop is also provided.	
Designing DC/DC converters based on SEPIC topology	18
The single-ended primary-inductance converter (SEPIC) is handy when the designer uses voltages from an unregulated power supply. The standard SEPIC topology requires two inductors that greatly increase the supply footprint. This article explains how to design a SEPIC with a coupled inductor that permits a smaller footprint and requires only half the inductance of a standard SEPIC.	
Amplifiers: Op Amps	
Input impedance matching with fully differential amplifiers	24
This article shows how to analyze the input impedance of a fully differential amplifier (FDA). Circuit analysis is performed to aid understanding of the key design points, and a methodology is presented to illustrate how to approach the design variables and calculate component values. A spreadsheet and TINA-TI[™] SPICE models are available as design aids.	
A dual-polarity, bidirectional current-shunt monitor	29
In-circuit current monitoring can be as simple as monitoring the voltage across a shunt resistor. However, current monitoring becomes more complicated when the measured current is bidirectional and the supply-voltage and common-mode-voltage (CMV) ranges are independent of each other. This article explores the application of three TI current-shunt-monitor ICs that support bidirectional current monitoring and various CMV ranges.	
Index of Articles	33
TI Worldwide Technical Support	38

To view past issues of the
***Analog Applications Journal*, visit the Web site**
www.ti.com/aaj

Introduction

Analog Applications Journal is a collection of analog application articles designed to give readers a basic understanding of TI products and to provide simple but practical examples for typical applications. Written not only for design engineers but also for engineering managers, technicians, system designers and marketing and sales personnel, the book emphasizes general application concepts over lengthy mathematical analyses.

These applications are not intended as “how-to” instructions for specific circuits but as examples of how devices could be used to solve specific design requirements. Readers will find tutorial information as well as practical engineering solutions on components from the following categories:

- Data Acquisition
- Power Management
- Amplifiers: Op Amps

Where applicable, readers will also find software routines and program structures. Finally, *Analog Applications Journal* includes helpful hints and rules of thumb to guide readers in preparing for their design.

Stop-band limitations of the Sallen-Key low-pass filter

By Bonnie C. Baker


Senior Applications Engineer, Data Acquisition Products

We might expect the gain amplitude of an analog, low-pass anti-aliasing filter to continually decrease past the filter's cutoff frequency. This is a safe assumption for most filter topologies, but not necessarily for a Sallen-Key low-pass filter (Figure 1). The Sallen-Key filter attenuates any input signal in the frequency range above the cutoff frequency to a point, but then the response turns around and starts to increase in gain with frequency.

Figure 1 shows circuit diagrams for a second-order, Sallen-Key low-pass filter and a second-order, multiple-feedback (MFB) low-pass filter. In terms of the sign orientation of these two filters, the Sallen-Key filter produces a positive voltage from input to output without changing the sign. An MFB filter changes a positive input voltage into a negative voltage at the output of the filter. This difference provides the system designer added flexibility.

The relationships between the resistors and capacitors in both of these filters establish the filters' corner frequencies and response characteristics. The frequency responses of the two filters in Figure 1 are fundamentally the same. Theoretically, an input signal from DC to the filter's corner frequency passes to the output of the filter (V_{OUT}) without change. These two filters attenuate higher-frequency input signals that are above the cutoff frequency of the filter at a rate of 40 dB per frequency decade. Figure 2 illustrates the ideal transfer function of these two filters in the frequency domain. This figure shows a Butterworth, or maximally flat, response. Chebyshev and Bessel responses will be different.

Figure 1. Second-order, active low-pass analog filters



The filter-response DC gain in Figure 2 is equal to 0 dB. The corner frequency of this low-pass filter occurs at 1 kHz, and the gain magnitude at 1 kHz is equal to -3 dB. Following this corner frequency, the filter response falls off at a rate of -40 dB/decade. Theoretically, the attenuation continues to occur as the frequency increases.

Figure 2. Ideal transfer function of low-pass filter with 1-kHz corner frequency






Figure 3. Frequency response of three low-pass filters and amplifier open-loop gain

The MFB filter closely matches the theoretical attenuation of the filter in Figure 2. We would expect the Sallen-Key filter to follow suit, but it does not. Figure 3 shows the behavior of three Sallen-Key low-pass filters. The amplifier gain curves start at the top of the diagram at 80 dB, and the filter curves start at a gain of 1 V/V or 0 dB. The top three curves in Figure 3 show the open-loop gain, A_{OL} , of each amplifier as the response crosses 0 dB. The configuration for amplifiers in the top three curves is a simple gain of 10,000 V/V or 80 dB. In the diagram, the gain bandwidth product (GBWP) of these operational amplifiers—A, B, and C—are 38 MHz, 2 MHz, and 300 kHz, respectively.

The three lower curves in this figure show the frequency response of second-order, Sallen-Key low-pass filters for each amplifier. The resistor and capacitor values for the Sallen-Key filter (see Figure 1) are $R_1 = 2.74 \text{ k}\Omega$, $R_2 = 19.6 \text{ k}\Omega$, $C_1 = 10 \text{ nF}$, and $C_2 = 47 \text{ nF}$. These resistors and capacitors, combined with the amplifier, form a Butterworth, maximally flat response. After the cutoff frequency (Figure 3), the responses of all three of the filters show a slope of -40 dB/decade . This is the response we would

expect from a second-order low-pass filter; then at some point the filter gain ceases to decrease and starts to increase at a rate of 20 dB/decade . The difference in the frequency response, where the three amplifiers change to a positive slope, depends on the individual amplifier's output impedance as it relates to the resistance values in the circuit. As the open-loop gain of the amplifier decreases, the closed-loop output impedance of the amplifier increases. An op amp's closed-loop output impedance is its open-loop impedance divided by the op amp's gain.

We can reduce the impact of the upward trend in the filter's response by preceding or following the offending active filter with a passive, R-C, second-order low-pass filter. The caveat to preceding or following the second-order active filter with a passive filter is that it may interfere with the phase response of the intended filter, which may cause additional ringing in the time domain. It will also create a stage whose input is not high-impedance or whose output is not low-impedance. Both solutions will possibly add offset and noise to the circuit. Finally, these solutions will add to the overall cost of the application circuit.

Figure 4. Second-order filter response with different R-C values

At the frequency where the amplifier's output impedance is greater than the impedance of the resistor (R_1), the feedback looks inductive and the response increases at a rate of 20 dB/decade. The curves in Figure 4, which show the response of a second-order circuit using the OPA234, exaggerate this effect. In Figure 4, the values of the resistances from A to C increase by 10 $\times$, and the values of the capacitors from A to C decrease by 10 $\times$. With these changes, the general filter response does not change until after the lower three curves pass 0 dB. The corner frequency, where the filter response starts to increase, is dependent upon the relationship between the closed-loop output impedance of the amplifier and the magnitude of R_1 .

Eventually each filter's response flattens at the 0-dB crossing frequency of the op amp's open-loop gain. It is no coincidence that the flattening of the filter response occurs at this crossing. As the frequency increases beyond this point, the open-loop gain of the amplifier has no gain.

Needless to say, if a Sallen-Key low-pass filter is used, some characterization is in order. This discussion about analog filters may be discouraging, but we can use alterna-

tive filters to solve the problem presented without increasing the filter resistances or adding a passive R-C filter. When an inverting filter is an acceptable alternative, an MFB topology can be used. The MFB configuration does not display this reversal in the gain response at higher frequencies and has the advantage of not taxing the input stage's transistors through their common-mode range.

References

1. Bonnie Baker, *A Baker's Dozen: Real Analog Solutions for Digital Designers* (Amsterdam: Elsevier, 2005), ISBN 0-7506-7819-4.
2. Dave Van Ess. Signals-from-Noise: What Sallen-Key Filter Articles Don't Tell You, Parts I to III. *ConnectivityZONE* [Online]. Available: www.en-genius.net (search Sallen-Key)

Related Web sites

dataconverter.ti.com
www.ti.com/filterpro
www.ti.com/sc/device/OPA234

Getting the most battery life from portable systems

By Keith Keller, Power Analog Field Applications,
and M.A. Banak, Electronics Design Consultant

Introduction

Run time of portable systems is increasingly important as devices become more feature-rich with power-hungry processors, transmitters, receivers, and media playback, to name just a few. Using a battery “fuel gauge” is the natural step to increasing run time of the system. Unfortunately, previous-generation gauges are up to 15% inaccurate, depending on usage profiles and cell aging. In this article, we describe a third-generation technology from Texas Instruments (TI) called *Impedance Track*™, which can provide up to 99% accuracy for the entire lifetime of the battery pack and extend its life.


Common problems in Li-ion battery applications

The most important considerations in the design of a battery subsystem are its safe use and the reliability of the available power; but even the safest design is of little value if the battery life is unpredictable. No one expects a charged battery to last forever, and fault mechanisms are an established fact of life. Thus, the battery-system

designer must devise a means of telling the user how much charge is left in the battery and of protecting the cells from various fault conditions. Much of this attention centers around the management of the battery near the point where it is considered fully discharged.

Customers do not like to have their systems abruptly halt or, even worse, halt and lose data. With previous-generation battery-monitoring technology and an “aggressive” system implementation that did not take into account real-life battery behavior, unpredictable system shutdown was a real possibility. Inaccuracies in true capacity would creep in over time. We could only make an educated guess as to how the individual cells would age over time (develop an increased internal impedance of the electrolyte anode/cathode material) from normal charge/discharge cycling. Figure 1 shows that with normal cell aging, 500 charge/discharge cycles can increase cell impedance such that the run time is half that of a new cell. (A cycle is defined as a transfer of greater than 70% of the total energy out of and into the cell.)

Figure 1. Impedance change with charge/discharge aging




Li-ion cells have certain known characteristics. Impedance is extremely dependent on temperature during discharge. High temperatures and a minute overvoltage on a cell cause a large degradation to cell lifetime. Figure 2 shows that charging a cell even 50 mV higher than its specified maximum will decrease cell life by up to 50%.¹ Figure 3 shows that cells discharged more than 80% will see a fivefold increase in DC impedance (from approximately 300 m Ω to greater than 1.5 Ω) from room temperature to 0°C.¹

Over an extended period of time, it is possible for cells in series to become imbalanced. The usable life of the pack can be reduced if one cell in the stack reaches the cell undervoltage (CUV) sooner than the others. At that point the cell pack needs to report zero capacity and shut down. An analogy is a chain, which is only as strong as its weakest link. In extreme circumstances, one of the low-cell-voltage protectors can trip and immediately halt all further discharge. The system shuts down without warning, yet previous-generation fuel gauges would report more than adequate time remaining.


Indeed, the mistracking of protection devices with fuel-gauge registers has been a perennial problem. One strategy for coping with this has been to pad the fuel-gauge report with considerable margin. This allows the system designer

Figure 2. Charge voltage affects battery service life



to guarantee that zero capacity is reported at a cell level that is well above the low-voltage shutdown threshold. This will prevent an unexpected shutdown while the system is in service; but typically the 15% margin needed to guarantee reliability is a high price to pay, and this margin may need to be further increased to allow for the uncertainties of cell aging, temperature effects, and user discharge profiles.

Figure 3. Li-ion impedance dependence on temperature and depth of discharge



A complete model of battery capacity under all conditions

The state of charge for a Li-ion cell can be fully predicted if the following parameters are included in a comprehensive model:

- The cell's total chemical capacity ($Q_{\max}$). This is initially specified as the datasheet capacity (e.g., 2400 mAh for an 18650 cylindrical cell), but the fuel gauge automatically updates it after the first charge/discharge cycle of the battery.
- The amount of electric charge that has passed into or out of the cell, which is measured/acquired by the coulomb-counting process.
- The present load current in the system (average and peak).
- The cell's internal resistance while delivering current. This varies with temperature changes, effects of cell aging, and the cell's state of charge.
- The cell's relaxed open-circuit voltage (OCV). This is measured at light load ($<C/20$) with a change in battery voltage of less than a few microvolts over a sampling period. When fully charged, the cell requires a shorter rest period than when it is deeply depleted.

A precise capacity estimate can be calculated by measuring the cell's open-circuit (relaxed) voltage, monitoring the voltage profile of the cell under load (finding the cell's impedance), and integrating current in and out of the battery. All Li-ion batteries with the same chemistry and anode/cathode material have extremely similar relaxed OCV profiles. This voltage measurement directly correlates to the cell's state of charge and is amazingly independent of the cell manufacturer. For example, with LiMnO_2 cells from either Sony or Panasonic, an OCV measurement of 3.9 V will equate to 90% full charge. Keep in mind, though, that LiMnO_2 cells do not have the same OCV profile as LiCoO_2 or LiFePO_4 cells.


TI's *Impedance Track*™ solution

Over the last several years, advanced battery-management solutions from TI have evolved from a two-IC chipset to the currently available single-IC solutions like the bq20z75 and bq20z95. (For single-cell "1s" applications, please see the bq27500-v100 and bq27540.) These Smart Battery Specification (SBS) 1.1-compliant ICs are protection-enabled and implement *Impedance Track* fuel-gauging technology to continuously analyze the battery impedance and maximum capacity ($Q_{\max}$), resulting in superior fuel-gauging accuracy.

Improved accuracy means greater available capacity

Fuel gauging is used to provide a graceful system shutdown as the battery approaches its end of discharge. The remaining charge is estimated and used to trigger shutdown when the battery is getting close to empty. As mentioned earlier, most designs using legacy devices must allow for an inaccuracy margin of up to 15% because errors creep in when a full discharge doesn't occur. With the *Impedance*

Figure 4. Extended capacity available with *Impedance Track* technology



Track system, which can provide up to 99% accuracy, we can program the terminate voltage (V_{Term}) at which zero capacity is defined. If we have true 99% accuracy, then the 14% capacity we gain back can be used to significantly increase the run time of the system (see Figure 4).

For example, at 7% capacity, the operating system could warn the user that a shutdown is imminent; and, at 3%, a shutdown could be forced, including saving the data. That last 1 to 2% of capacity could be saved for servicing a few extra reboots, where the user is reminded that the battery is empty and needs to be recharged. The *Impedance Track* system also automatically balances the cells during charge taper, thus squeezing additional capacity from the cell stack and extending the life of the pack overall.

Elimination of charger banks on the production floor

Legacy fuel gauges require $Q_{\max}$ calibration with a four-step charge/discharge cycle:

1. Assemble pack; calibrate voltage, current, and temperature; run final electrical check.
2. Discharge pack to empty.
3. Charge pack to full capacity. The fuel gauge has now learned $Q_{\max}$.
4. Drain off cells to approximately 40% capacity for storage.

The entire process can take nearly an entire production shift, and the production-grade chargers need maintenance. A typical factory will have dozens of such chargers on the floor, while production technicians spend dizzying hours keeping them in repair.

With *Impedance Track* technology, we need only characterize a typical battery pack from the targeted cell manufacturer and then save those characterization parameters for download to all cell packs. Production packs are assembled with the cells at the charge level set by the manufacturer, and a simple, inexpensive programming fixture is used to program the onboard flash memory with the design parameters.

With this method, there is no lost production time, no lost factory space for all those chargers, and no need for special development of factory-grade chargers.

Smart charger/smart battery interface

Conformance to the SBS allows smart chargers to communicate directly with the battery pack. When paired with an SBS-compliant battery charger, an *Impedance Track* fuel gauge like the bq20z75 can request optimal charge currents to properly top off cell capacity via the SMBus interface. Also, status flags in the charger are visible to the host processor, which will broadcast timely warnings to the charger to stop charging. In short, the entire business of optimizing charger design is resolved by using this SBS-compliant battery monitor/fuel gauge.

During field operation, all standard SBS commands can be requested of the battery pack and fuel gauge, such as AtRateTimeToEmpty (0x06), Temperature (0x08), Voltage (0x09), Current (0x0a), RelativeStateOfCharge (0x0d), RemainingCapacity (0x0f), and CycleCount (0x17), to name just a few (see Figure 5). Support for many of these

commands already exists within operating systems such as WinCE. Please note that SMBus communication is only point-to-point. Multiple batteries are not allowed to communicate on the same lines. There are several I²C/SMBus expanders to help us with multiple-pack systems.

Up-front design effort saves time and lowers costs

The advantages of using *Impedance Track* technology are realized from the engineering effort that is invested up front. The ICs come preloaded with defaults that require refinement for a specific target application. With proper configuration, an optimal design can be made to run trouble-free in the field.

It is important to note that the comprehensive nature of the *Impedance Track* system actually makes for a rigorous checklist of design considerations for the engineer. Taking the time to work through each configuration register makes battery-pack design issues become evident. It is

Figure 5. SBS data screen



common for designers to discover overlooked areas of concern well before product release.

Configuration of the “golden-unit” battery pack is accomplished with a device evaluation module (EVM), an EV2300 USB interface board, and device-specific profiles in the support software, all available from TI. The software has a graphical user interface (GUI) that allows the entry of configuration data for the battery-pack design. The software also includes a system-setup wizard called bqEASY™, which allows the designer to answer questions about the system and then configures the dataflash constants automatically.


For example, the *Impedance Track* analog front end (AFE) will service a complete menu of alarm options, covering overcurrent during charge and discharge. These

alarm threshold values are entered into the software’s GUI menus, from which they are downloaded into the EVM board. In each case, these limits must be based on the expected system parameters. The specifications in the datasheet for the particular cell size employed must also be considered.

Likewise, the cell manufacturer’s requirements for charge/discharge current levels and battery capacity must be entered into the bqEASY wizard or the GUI menus (see Figure 6). Other configuration features include units of capacity and SMBus communication options.

It is rare that the defaults in the IC configuration are adequate for a particular design. Along with the bqEASY wizard software, TI offers a set of quick-start instructions to get past the defaults for the most common applications.

Figure 6. bqEASY configuration wizard



These instructions also serve as an excellent introduction to the *Impedance Track* methodology. For in-depth design, the datasheets and related technical documents have comprehensive information on such parameters as register configuration, its default values, and its practical limits.

It is well-known that battery testing, by its very nature, is a time-consuming business. In the past, it has often taken many days to track down the status of a critical parameter that was hindering optimal performance. Fortunately, TI's *Impedance Track* EVM software has extensive analysis tools that display battery conditions in real time, including state of charge, voltage, current level, and a host of other parameters and flags. The software also performs real-time data logging to enable pinpoint debugging of overnight tests.

The most critical step after downloading the configuration parameters is setting up the golden-unit image file. After running bqEASY or setting the dataflash values for a particular design, we need only a series of charge/discharge cycles to calibrate the *Impedance Track* algorithm. The steps described in TI's documentation may take a couple of days to complete; however, the big time and cost savings come from never again having to perform capacity charge/discharge-cycle calibration on battery packs during production or in the field.

Once the choice of design parameters is deemed good on a single golden-unit prototype, its setup image is uploaded to a special configuration file, from which data is loaded into several more battery packs for further testing. After qualification, the golden-unit design parameters are simply downloaded into assembled battery packs in production, with no further fuel-gauge capacity calibration necessary.

As long as a particular manufacturer's part number for the Li-ion cell is used in the factory, the programming parameters remain the same. There is one additional consideration, however—battery technology is always improving. The original 1800-mAh 18650 cell today typically yields 2400 mAh or as high as 3000 mAh in some cases. TI devices can easily accommodate updated values for cell capacity that may come with technological improvements.

Conclusion

Impedance Track technology offers three main benefits:

- Dramatically improved fuel-gauging accuracy of up to 99% over the life of the battery pack.
- Ease of manufacture, since there is no need to calibrate capacity for every battery pack in production.
- A standard battery communication interface (SMBus) for interoperability and immediate use with modern applications and smart chargers.

An additional benefit is the knowledge of powerful battery-system design found in the documentation that is used as part of the proper design process for this system.

A complete hardware schematic for a typical system can be found at www-s.ti.com/sc/techlit/sluiu277. Designers will benefit greatly from the extra battery capacity and ease of manufacture afforded by *Impedance Track* technology, which figures to become a *de facto* standard for battery-pack design in the near future.

Reference

1. Soo Seok Choi and Hong S. Lim, "Factors that affect cycle-life and possible degradation mechanisms of a Li-ion cell based on LiCoO₂," *Journal of Power Sources*, Vol. 111, Issue 1 (Sept. 18, 2002), pp. 130–136.

Related Web sites

power.ti.com

www-s.ti.com/sc/techlit/sluc106.zip

www-s.ti.com/sc/techlit/sluiu277

www.ti.com/sc/device/partnumber

Replace *partnumber* with bq20z75-v160, bq20z95, bq27500-v100, or bq27540

Smart Battery System Implementers Forum (SBS-IF),

www.sbs-forum.org

System Management Bus (SMBus), **www.smbus.org**

System Management Interface Forum (SMIF),

www.smiforum.org

Compensating and measuring the control loop of a high-power LED driver

By Jeff Falin

Senior Applications Engineer

A mathematical model is always helpful in determining the optimal compensation components for a particular design. However, compensating the loop of a WLED current-regulating boost converter is a bit different than compensating the same converter configured to regulate voltage. Measuring the control loop with traditional methods is cumbersome because of low impedance at the feedback (FB) pin and the lack of a top-side FB resistor. In Reference 1, Ray Ridley has presented a simplified, small-signal control-loop model for a boost converter with current-mode control. The following explains how to modify Ridley's model so that it fits a WLED current-regulating boost converter; it also explains how to measure the boost converter's control loop.

Loop components

As shown in Figure 1, any adjustable DC/DC converter can be modified to provide a higher or lower regulated output voltage from an input voltage. In this configuration, if we assume R_{OUT} is a purely resistive load, then $V_{OUT} = I_{OUT} \times R_{OUT}$. When used to power LEDs, a DC/DC converter actually controls the current through the LEDs by regulating the voltage across the low-side FB resistor as shown in Figure 2. Because the load itself (the LEDs) replaces the upper FB resistor, the traditional small-signal control-loop equations no longer apply. The DC load resistance is

$$R_{EQ} = V_{OUT}/I_{LED}, \quad (1)$$

with

$$V_{OUT} = n \times V_{FWD} + V_{FB}. \quad (2)$$

V_{FWD} , taken either from the diodes' datasheet or from measurements, is the forward voltage at I_{LED} ; and n is the number of LEDs in the string.

Figure 1. Adjustable DC/DC converter used to regulate voltage




Figure 2. Adjustable DC/DC converter used to regulate current through LEDs





Figure 3. I-V curve of OSRAM LW W5SM

However, from a small-signal standpoint, the load resistance consists of R_{EQ} as well as the dynamic resistances of the LEDs, r_D , at the I_{LED} . While some LED manufacturers provide typical values of r_D at various current levels, the best way to determine r_D is to extract it from the typical LED I-V curve, which all manufacturers provide. Figure 3 shows an example I-V curve of an OSRAM LW W5SM high-power LED. Being a dynamic (or small-signal) quantity, r_D is defined as the change in voltage divided by the change in current, or $r_D = \Delta V_{FWD} / \Delta I_{LED}$. To extract r_D from Figure 3, we simply drive a straight tangent line from the V_{FWD} and

I_{LED} for the application and compute the slope. For example, using the dotted tangent line in Figure 3, we get $r_D = (3.5 - 2.0 \text{ V}) / (1.000 - 0.010 \text{ A}) = 1.51 \Omega$ at $I_{LED} = 350 \text{ mA}$.

Small-signal model

As an example of a small-signal model, the TPS61165 peak-current-mode converter driving three series OSRAM LW W5SM parts will be used. Figure 4a shows an equivalent small-signal model of a current-regulating boost converter, while Figure 4b shows an even more simplified model.

Equation 3 shows a frequency-based (s-domain) model for computing DC gain in both the current-regulating and the voltage-regulating boost converters:

$$G_P(s) = K_R \times \frac{(1-D)}{R_i} \times \frac{\left(1 + \frac{s}{\omega_z}\right) \times \left(1 - \frac{s}{\omega_{RHP}}\right)}{\left(1 + \frac{s}{\omega_p}\right) \times \left(1 + \frac{s}{Q_p \omega_n} + \frac{s^2}{\omega_n^2}\right)}, \quad (3)$$

where the common variables are

$$\omega_z = \frac{1}{ESR \times C_{OUT}},$$

$$Q_p = \frac{1}{\pi \left[\left(1 + \frac{S_e}{S_n}\right) (1-D) - 0.5 \right]},$$

$$\omega_n = \pi \times f_{SW},$$

and

$$\omega_{RHP} = \frac{R_{EQ}}{(1-D)^2 \times L}.$$


Figure 4. Small-signal model of current-regulating boost converter

Table 1. Differences in Equation 3 terms for two converter models


TERM	EVALUATION OF CURRENT-REGULATING BOOST CONVERTER	EVALUATION OF VOLTAGE-REGULATING BOOST CONVERTER
K_R	$\frac{R_{EQ}}{1 + \frac{R_{EQ} + n \times r_D}{R_{SENSE}}}$	$\frac{R_{OUT}}{2}$
ω_p	$\frac{1 + \frac{n \times r_D + R_{SENSE}}{R_{EQ}}}{(n \times r_D + R_{SENSE} + ESR) \times C_{OUT}}$	$\frac{2}{(R_{OUT} + ESR) \times C_{OUT}}$

The duty cycle, D , and the modified values for V_{OUT} and R_{EQ} are computed the same way for both circuits. S_n and S_e are the natural inductor and compensation slopes, respectively, for the boost converter; and f_{SW} is the switching frequency. The only real differences between the small-signal model for the voltage-regulating boost converter and the model for a current-regulating boost converter is the resistance K_R —which multiplies by the transconductance term, $(1 - D)/R_i$ —and the dominant pole, ω_p . These differences are summarized in Table 1. See Reference 1 for more information.

Since the value of R_{SENSE} is typically much lower than that of R_{OUT} in a converter configured to regulate voltage, the gain for a current-regulating converter, where $R_{OUT} = R_{EQ}$, will almost always be lower than the gain for a voltage-regulating converter.

Measuring the loop

To measure the control loop gain and phase of a voltage-regulating converter, a network or dedicated loop-gain/phase analyzer typically uses a 1:1 transformer to inject a small signal into the loop via a small resistance (R_{INJ}). The analyzer then measures and compares, over frequency, the injected signal at point A to the returned signal at point R and reports the ratio in terms of amplitude difference (gain) and time delay (phase). This resistance can be inserted anywhere in the loop as long as point A has relatively much lower impedance than point R; otherwise, the injected signal will be too large and disturb the converter's operating point. As shown in Figure 5, the high-impedance node where the FB resistors sense the output voltage at the output capacitor (low-impedance node) is the typical place for such a resistor.

Figure 5. Control-loop measurement for voltage-regulating converter

In a current-regulating configuration, with the load itself being the upper FB resistor, the injection resistor cannot be inserted in series with the LEDs. The converter's operating point must first be changed so the resistor can be inserted between the FB pin and the sense resistor as shown in Figure 6. In some cases, a non-inverting, unity-gain buffer amplifier may be necessary to lower the impedance at the injection point and reduce measurement noise.

With the measurement setup in Figure 6 but without the amplifier, and with $R_{INJ} = 51.1 \Omega$, a Venable loop analyzer was used to measure the loop. The model of a current-regulating converter was constructed in Mathcad® using the datasheet design parameters of the TPS61170, which has the same core as the TPS61165. With $V_{IN} = 5 \text{ V}$ and I_{LED} set to 350 mA, the model gives the predicted loop response for the TPS61165EVM as shown in Figure 7, which provides an easy comparison with measured data.

We can easily explain the differences between the measured and simulated gain by observing variations in the WLED dynamic resistance and using the typical LED I-V curve as well as chip-to-chip variations in the IC's amplifier gain.

Conclusion

While not exact, the mathematical model gives the designer a good starting point for designing the compensation of a WLED current-regulating boost converter. In addition, the designer can measure the control loop with one of the alternate methods.

Reference

1. Ray Ridley. (2006). Designer's Series, Part V: Current-Mode Control Modeling. *Switching Power Magazine* [Online]. Available: <http://www.switchingpowermagazine.com/downloads/5%20Current%20Mode%20Control%20Modeling.pdf>

Related Web sites

power.ti.com

www.ti.com/sc/device/TPS61165

www.ti.com/sc/device/TPS61170

Figure 6. Control-loop measurement for current-regulating converter





Figure 7. Measured and simulated loop gain and phase at $V_{IN} = 5 \text{ V}$ and $I_{LED} = 350 \text{ mA}$



Designing DC/DC converters based on SEPIC topology

By Jeff Falin

Senior Applications Engineer

Introduction

The single-ended primary-inductance converter (SEPIC) is a DC/DC-converter topology that provides a positive regulated output voltage from an input voltage that varies from above to below the output voltage. This type of conversion is handy when the designer uses voltages (e.g., 12 V) from an unregulated input power supply such as a low-cost wall wart. Unfortunately, the SEPIC topology is difficult to understand and requires two inductors, making the power-supply footprint quite large. Recently, several inductor manufacturers began selling off-the-shelf coupled inductors in a single package at a cost only slightly higher than that of the comparable single inductor. The coupled inductor not only provides a smaller footprint but also, to get the same inductor ripple current, requires only half the inductance required for a SEPIC with two separate inductors. This article explains how to design a SEPIC converter with a coupled inductor.

Basic operation

Figure 1 shows a simple circuit diagram of a SEPIC converter, consisting of an input capacitor, C_{IN} ; an output capacitor, C_{OUT} ; coupled inductors L1a and L1b; an AC

coupling capacitor, C_P ; a power FET, Q1; and a diode, D1. Figure 2 shows the SEPIC operating in continuous conduction mode (CCM). Q1 is on in the top circuit and off in the bottom circuit.

To understand the voltages at the various circuit nodes, it is important to analyze the circuit at DC when Q1 is off and not switching. During steady-state CCM, pulse-width-modulation (PWM) operation, and neglecting ripple voltage,

Figure 1. Simple circuit diagram of SEPIC converter





Figure 2. SEPIC during CCM operation when Q1 is on (top) and off (bottom)



capacitor C_P is charged to the input voltage, V_{IN} . Knowing this, we can easily determine the voltages as shown in Figure 3.

When Q1 is off, the voltage across L1b must be V_{OUT} . Since C_{IN} is charged to V_{IN} , the voltage across Q1 when Q1 is off is $V_{IN} + V_{OUT}$, so the voltage across L1a is V_{OUT} . When Q1 is on, capacitor C_P , charged to V_{IN} , is connected in parallel with L1b, so the voltage across L1b is $-V_{IN}$.

The currents flowing through various circuit components are shown in Figure 4. When Q1 is on, energy is being stored in L1a from the input and in L1b from C_P . When Q1 turns off, L1a's current continues to flow through C_P and D1, and into C_{OUT} and the load. Both C_{OUT} and C_P get recharged so that they can provide the load current and charge L1b, respectively, when Q1 turns back on.

Duty cycle

Assuming 100% efficiency, the duty cycle, D, for a SEPIC converter operating in CCM is given by

$$D = \frac{V_{OUT} + V_{FWD}}{V_{IN} + V_{OUT} + V_{FWD}}, \quad (1)$$

where V_{FWD} is the forward voltage drop of the Schottky diode. This can be rewritten as

$$\frac{D}{1-D} = \frac{V_{OUT} + V_{FWD}}{V_{IN}} = \frac{I_{IN}}{I_{OUT}}. \quad (2)$$

$D(\max)$ occurs at $V_{IN(\min)}$, and $D(\min)$ occurs at $V_{IN(\max)}$.

Selecting passive components

One of the first steps in designing any PWM switching regulator is to decide how much inductor ripple current, ΔI_L , to allow. Too much increases EMI, while too little may result in unstable PWM operation. A rule of thumb is to use 20 to 40% of the input current, as computed with the power-balance equation,

$$\Delta I_L = 30\% \times \frac{I_{IN}}{\eta} = 30\% \times I_{IN}'. \quad (3)$$

In this equation, I_{IN} from Equation 2 is divided by the estimated worst-case efficiency, η , at $V_{IN(\min)}$ and $I_{OUT(\max)}$ for a more accurate estimate of the input current, I_{IN}' .

In an ideal, tightly coupled inductor, with each inductor having the same number of windings on a single core, the mutual inductance forces the ripple current to be split equally between the two coupled inductors. In a real coupled inductor, the inductors do

Figure 3. SEPIC component voltages during CCM





Figure 4. SEPIC component currents during CCM



not have equal inductance and the ripple currents will not be exactly equal. Regardless, for a desired ripple-current value, the inductance required in a coupled inductor is estimated to be half of what would be needed if there were two separate inductors, as shown in Equation 4:

$$L_{1a}(\min) = L_{1b}(\min) = \frac{1}{2} \times \frac{V_{IN}(\min) \times D(\max)}{\Delta I_L \times f_{SW}(\min)} \quad (4)$$

To account for load transients, the coupled inductor's saturation current rating needs to be at least 20% higher than the steady-state peak current in the high-side inductor, as computed in Equation 5:

$$I_{L1a}(\text{Peak}) = I_{IN}' + \frac{\Delta I_L}{2} = I_{IN}' \left(1 + \frac{30\%}{2} \right) \quad (5)$$

Note that $I_{L1b}(\text{Peak}) = I_{OUT} + \Delta I_L/2$, which is less than $I_{L1a}(\text{Peak})$.

Figure 5 breaks down the capacitor ripple voltage as related to the output-capacitor current. When Q1 is on, the output capacitor must provide the load current. Therefore, the output capacitor must have at least enough

capacitance, but not too much ESR, to meet the application's requirement for output voltage ripple, ΔV_{RPL} :

$$\Delta V_{RPL} \leq \frac{I_{OUT} \times D(\max)}{C_{OUT} \times f_{SW}(\min)} + ESR \times [I_{L1a}(\text{Peak}) + I_{L1b}(\text{Peak})] \quad (6)$$

If very low-ESR (e.g., ceramic) output capacitors are used, the ESR can be ignored and the equation reduces to


$$C_{OUT} \geq \frac{I_{OUT} \times D(\max)}{\Delta V_{RPL} \times f_{SW}(\min)}, \quad (7)$$

where $f_{SW}(\min)$ is the minimum switching frequency. A minimum capacitance limit may be necessary to meet the application's load-transient requirement.

The output capacitor must have an RMS current rating greater than the capacitor's RMS current, as computed in Equation 8:

$$I_{C_{OUT}}(\text{RMS}) = I_{OUT} \times \sqrt{\frac{D(\max)}{1 - D(\max)}} \quad (8)$$

Figure 5. Ripple voltage of output capacitor



The input capacitor sees fairly low ripple currents due to the input inductor. Like a boost converter, the input-current waveform is continuous and triangular; therefore, the input capacitor needs the RMS current rating,

$$I_{C_{IN}(RMS)} = \frac{\Delta I_L}{\sqrt{12}}. \quad (9)$$

The coupling capacitor, C_P , sees large RMS current relative to the output power:

$$I_{C_P(RMS)} = I_{IN}' \times \sqrt{\frac{1 - D(\max)}{D(\max)}} \quad (10)$$

From Figure 3, the maximum voltage across C_P is

$$V_{Q1(\max)} - V_{L1b(\max)} = V_{IN} + V_{OUT} - V_{OUT} = V_{IN}.$$

The ripple across C_P is

$$\Delta V_{C_P} = \frac{I_{OUT} \times D(\max)}{C_P \times f_{SW}}. \quad (11)$$

Selecting active components

The power MOSFET, Q1, must be carefully selected so that it can handle the peak voltage and currents while minimizing power-dissipation losses. The power FET's current rating (or current limit for a converter with an integrated FET) will determine the SEPIC converter's maximum output current.

As shown in Figure 3, Q1 sees a maximum voltage of $V_{IN(\max)} + V_{OUT}$. As shown in Figure 4, Q1 must have a peak-current rating of

$$I_{Q1(Peak)} = I_{L1a(Peak)} + I_{L1b(Peak)} = I_{IN}' + I_{OUT} + \Delta I_L. \quad (12)$$

At the ambient temperature of interest, the FET's power-dissipation rating must be greater than the sum of the conductive losses (a function of the FET's $r_{DS(on)}$) and the switching losses (a function of the FET's gate charge) as given in Equation 13:

$$P_{D_Q1} = I_{Q1(RMS)}^2 \times r_{DS(on)} \times D(\max) + I_{Q1(Peak)} \times [V_{IN(\min)} + V_{OUT} + V_{FWD}] \times \frac{t_{Rise} + t_{Fall}}{2} \times f_{SW}, \quad (13)$$

where t_{Rise} is the rise time on the gate of Q1 and can be computed as Q1's gate-to-drain charge, Q_{GD} , divided by the converter's gate-drive current, I_{DRV} . Q1's RMS current is

$$I_{Q1(RMS)} = \frac{I_{IN}'}{\sqrt{D(\max)}}. \quad (14)$$

The output diode must be able to handle the same peak current as Q1, $I_{Q1(Peak)}$. The diode must also be able to withstand a reverse voltage greater than Q1's maximum voltage ($V_{IN(\max)} + V_{OUT} + V_{FWD}$) to account for transients and ringing. Since the average diode current is the output current, the diode's package must be capable of dissipating up to $P_{D_D1} = I_{OUT} \times V_{FWD}$.

Design example

A DC/DC converter is needed that can provide 12 V at 300 mA (maximum) with 90% efficiency from an input voltage ranging from 9 to 15 V. We select the TPS61170, which has a 38-V switch, a minimum switch-current limit of 0.96 A, and a 1.2-MHz nominal (1.0-MHz minimum) switching frequency. The maximum output voltage ripple allowed is 100 mV_{PP}. The maximum ambient temperature is 70°C, and we will use a high-K board. In Reference 1, Ray Ridley explains how to compensate the control loop at the link.

Table 1 summarizes the computations using the equations given earlier. Equations 8 through 11 are not shown because ceramic capacitors with low ESR, high RMS current ratings, and the appropriate voltage ratings were used. Figure 6 shows the schematic. Figure 7 shows the design's efficiency with a Coiltronics DRQ73 inductor and a Würth 744877220. Figure 8 shows the device operation in deep CCM.

References

1. Ray Ridley. (Nov. 2006). Analyzing the SEPIC converter. *Power Systems Design Europe* [Online]. Available: http://www.powersystemsdesign.com/design_tips_nov06.pdf
2. Robert W. Erickson and Dragan Maksimovic, *Fundamentals of Power Electronics*, 2nd ed. (New York: Springer Science+Business Media LLC, 2001).
3. John Betten and Robert Kollman. (Jan. 25, 2006). No need to fear: SEPIC outperforms the flyback. *Planet Analog* [Online]. Available: <http://www.planetanalog.com/showArticle.jhtml?articleID=177103753>

Related Web sites

power.ti.com

www.ti.com/sc/device/TPS61170

Table 1. Computations for SEPIC design example

DESIGN EQUATION	COMPUTATION	SELECTED COMPONENT/RATING
Passive Components		
(1)	$D(\max) = \frac{12\text{ V} + 0.5\text{ V}}{12\text{ V} + 9\text{ V} + 0.5\text{ V}} = 0.58$	N/A
(2) and (3)	$\Delta I_L = I_{IN}' \times 30\% = \frac{0.3\text{ A} \times 12\text{ V}}{9\text{ V} \times 90\%} \times 30\% = 0.44\text{ A} \times 30\% = 0.13\text{ A}$	N/A
(4)	$L1a = L1b = \frac{1}{2} \times \frac{9\text{ V} \times 0.58}{0.13\text{ A} \times 1\text{ MHz}} = 20.1\text{ }\mu\text{H}$	Coiltronics DRQ73: 22 μH , 1.6 A, and 110 m Ω
(5)	$I_{L1a(\text{Peak})} = 0.44\text{ A} \times \left(1 + \frac{30\%}{2}\right) = 0.51\text{ A}$	
(7)	$C_{OUT} \geq \frac{0.3\text{ A} \times 0.58}{0.1\text{ V} \times 1\text{ MHz}} = 1.74\text{ }\mu\text{F}$	4.7- μF , 25-V X5R ceramic
Active Components		
(12)	$I_{Q1(\text{Peak})} = 0.44\text{ A} + 0.3\text{ A} + 0.13\text{ A} = +0.87\text{ A}$	TPS61170 with 0.96-A-rated switch. Capable of dissipating 825 mW at 70°C.
(14)	$I_{Q1(\text{RMS})} = \frac{0.44\text{ A}}{\sqrt{0.58}} = 0.58\text{ A}$	
(13)	$P_{D_Q1} = (0.58\text{ A})^2 \times 0.3\text{ }\Omega \times 0.58 + 0.87\text{ A} \times (9\text{ V} + 12\text{ V} + 0.5\text{ V}) \times 10\text{ ns} \times 1\text{ MHz} = 246\text{ mW}$	
—	$P_{D_D1} = 0.3\text{ A} \times 0.5\text{ V} = 150\text{ mW}$	MBA140: 1 A, 40 V




Figure 6. SEPIC design with 9- to 15-V V_{IN} and 12-V V_{OUT} at 300 mA

Figure 7. Efficiency of example SEPIC design**Figure 8. Operation at $V_{IN} = 9$ V and $I_{OUT} = 200$ mA**

Input impedance matching with fully differential amplifiers

By Jim Karki


Member, Technical Staff, High-Performance Analog

Introduction

Impedance matching is widely used in the transmission of signals in many end applications across the industrial, communications, video, medical, test, measurement, and military markets. Impedance matching is important to reduce reflections and preserve signal integrity. Proper termination results in greater signal integrity with higher throughput of data and fewer errors. Different schemes have been employed; source termination, load termination, and double termination are the most commonly used. Double termination is generally recognized as the best method to reduce reflections, while source and load termination have the advantage of increased signal swing. With source and load termination, either the source or the load (not both) is terminated with the characteristic impedance of the transmission line. With double termination, both the source and the load are terminated with that impedance. No matter what impedance-matching scheme is chosen, the termination impedance to implement must be accurately calculated.

In the last few years, fully differential amplifiers (FDAs) have grown in popularity; and, while similar in theory to inverting operational amplifiers, they have important differences that need to be understood when input impedance matching is considered. This article shows how to analyze the input impedance of an FDA. Circuit analysis is performed to aid understanding of the key design points, and a methodology is presented to illustrate how to approach the design variables and calculate component values. A spreadsheet and TINA-TI™ SPICE models are available as design aids.

Figure 1. FDA with differential source



FDA circuit overview

FDAs are broadband, DC-coupled amplifiers for balanced differential signals and have a unique ability to convert broadband, DC-coupled, single-ended signals into balanced differential signals.

The input-impedance analysis of FDAs is very similar to that of two inverting operational amplifiers. The key difference is that with two inverting operational amplifiers, the input common-mode voltage is controlled by the voltage applied to the positive input; while with FDAs, the output common-mode voltage is controlled via a second loop contained within the amplifier. If the input is differential, the analysis is just as easy for an FDA as for an inverting op-amp circuit, but more difficult when the input is single-ended.

For maximum performance, the FDA must be balanced, which again is easier to analyze if the input is differential.

Due to this, we will first look at the input impedance in the differential case and then use that as a starting point to consider the single-ended case.

The fundamentals of FDA operation are presented in Reference 1. Please refer to it for voltage definitions, gain equations, derivations, and terminology.

Analysis of differential-signal input

A differential drive and termination into an FDA is shown in Figure 1. An FDA works using negative feedback around the main loop of the amplifier, which tends to drive the error voltage across the input terminals, V_N and V_P , to zero, depending on the loop gain.

For analysis, it is convenient to assume that the FDA is an ideal amplifier with no offset and infinite gain. Looking at the input of the amplifier differentially and using the virtual-short concept (Figure 2) from an inverting-amplifier topology, we can express the input impedance as $Z_{IN} = R_T \parallel 2R_G$.

For an example of how to select the value of R_T , let's look at a differential source driving a twisted pair to the FDA. $Z_0 = 100\ \Omega$ is common for twisted-pair cables. For double termination, we want the source to provide $R_S = 50\ \Omega$ on each side for $100\text{-}\Omega$ differential output impedance, and we want the input of the FDA to present a $100\text{-}\Omega$ differential load. If $R_G = 402\ \Omega$, we then need R_T to be $114.2\ \Omega$; so we select the nearest standard value, $115\ \Omega$, for R_T .

The gain of the circuit from the differential source is

$$\frac{V_{SIG\pm}}{V_{OUT\pm}} = \left(\frac{R_T \parallel 2R_G}{R_T \parallel 2R_G + 2R_S} \right) \left(\frac{R_F}{R_G} \right). \quad (1)$$

If we assume that the input impedance matches the source impedance, then

$$\frac{V_{SIG\pm}}{V_{OUT\pm}} = \left(\frac{1}{2} \right) \left(\frac{R_F}{R_G} \right). \quad (2)$$

It is standard practice to take the gain from the terminated input, in which case

$$\frac{V_{IN\pm}}{V_{OUT\pm}} = \left(\frac{R_F}{R_G} \right). \quad (3)$$

It is recommended that R_F be limited to a range of values for best performance. A resistance value that is too high will add excess noise and possibly interact with parasitic board capacitance to reduce the bandwidth of the amplifier; a value that is too low will load the output, causing increased distortion. Therefore, we need to pick a range of desired values for R_F and calculate R_G for the desired gain. For example, the THS4509 performs best with R_F in the range of 300 to $500\ \Omega$. So, depending on the gain we want from the FDA, there will come a point where $2R_G$ equals the required termination of the transmission line. In this case, no R_T resistor is required.

In design, the target gain and Z_0 are set by the system design. We select the value of R_F first, then calculate R_T and R_G to match the gain and make $Z_{IN} = Z_0$. This is easily done by setting up the equations in a spreadsheet. To see

Figure 2. Balanced input impedance





Figure 3. TINA-TI simulation of FDA waveforms with differential input impedance



an example Excel® worksheet, click on the Attachments tab or icon on the left side of the Adobe® Reader® window. Open the file FDA_Input_Impedance.xls, then select the Differential Input worksheet tab.

SPICE simulation is a great way to validate the design. To see a TINA-TI simulation circuit of the example just given, click on the Attachments tab or icon on the left side of the Adobe Reader window. If you have the TINA-TI software installed, you can open the file FDA_Diff_Input_Impedance.TSC to view the circuit example. To download and install the free TINA-TI software, visit www.ti.com/tina-ti and click the Download button.

There are numerous ways to find the input impedance in SPICE, but from the simulation waveforms shown in Figure 3, we see the expected input and output voltages for double termination with equal impedances.

Analysis of single-ended signal input

In Figure 4, the differential source circuit shown in Figure 1 is modified for a single-ended, DC-coupled source. To keep balance in the circuit, the source is converted to a single-ended source referenced to V_{ICM} ; R_T is split into two resistors of equal value with the center point tied to ground; and the negative input is tied to V_{ICM} via R_S .

Another scenario is when the source is an RF, IF, or CATV-type class-A amplifier that is designed with intrinsic output impedance. With this type of amplifier, AC coupling of the outputs is usually required via a DC-blocking capacitor to avoid disturbing the DC bias point of the amplifier. In this case, R_T on the positive side and $R_{EQ} = R_G + R_S \parallel R_T$ on the negative side (where R_S is the output impedance of

the RF/IF/CATV amplifier) should be tied to ground via a DC-blocking capacitor of the same size. This is shown in Figure 5. Note that in this configuration the FDA will self-bias input and output pins to the common-mode voltage set by the V_{OCM} .

In actual implementation, the source may be DC-coupled (Figure 4) and have a common-mode reference that is not ground. In this case, care must be taken to tie R_S to the same common reference for balance. Also note that DC current will flow in R_T when tied to ground. When a source is DC-coupled with a ground-referenced source, R_S and R_T on the negative side should be tied to ground.

The last scenario makes the circuit analysis easier and will provide the solution for the other scenarios as well.

Figure 4. FDA with single-ended source




Figure 5. FDA with AC-coupled RF/IF/CATV amplifier input




Figure 6 shows the case where the source is ground-referenced and R_S and R_T are combined with R_G into one resistor of equivalent value, $R_{EQ} = R_G + R_T \parallel R_S$, which is tied to ground. We will base the analysis of the input impedance on this circuit.

With single-ended input, only one side of the FDA is actively driven, and the other side is grounded (or tied to some reference as discussed earlier). With this scenario, the input pins of the amplifier are not fixed at a DC voltage but will have an AC component. So even though the error voltage across the inputs is driven to zero by the action of the amplifier, we can no longer use the virtual-short concept to derive the input impedance. Instead we must use an alternate, more complex method.

The first step in analyzing the circuit is to break it along the center vertical axis into positive and negative input sides. Then the positive side is converted to its Thevenin equivalent so the circuit can be analyzed and a solution can be developed. Finally, the components on the negative side are balanced to make sure the amplifier gives balanced output. In the positive side of the circuit shown in Figure 7,

$$Z_{IN} = \frac{V_{IN}}{I_{IN}} \parallel R_T = Z_A \parallel R_T. \quad (4)$$

The Thevenin equivalent of the positive side is shown in Figure 8. In this circuit,

$$I_{IN} = \frac{V_{IN} - V_{OUT-}}{R_F + R_G}. \quad (5)$$

We can treat V_{IN} as a summing node, or solve the node equation to get

$$V_{IN} = \frac{V_{SIG} \left(\frac{R_T}{R_S + R_T} \right) (R_G + R_F) + V_{OUT-} (R_S \parallel R_T)}{R_G + R_F + R_S \parallel R_T}. \quad (6)$$

At this point we make use of Equation 12 for output voltage from page 10 of Reference 1, with simplification and some slight changes in nomenclature. In the analysis we need to find V_{OUT-} in relation to V_{IN} , so β_+ will be used here in place of β_1 for the feedback factor in the Thevenin equivalent of the positive side. For the feedback factor of the negative side, β_- will be used in place of β_2 . To clarify, the different terms that arise for the feedback factors are artifacts of the analysis, and in reality the circuit will have balanced feedback factors as long as $R_{EQ} = R_G + R_T \parallel R_S$. Let's also zero out V_{OCM} because it is a DC level, and zero out V_{IN-} because we grounded the input to the negative side of the amplifier.

With these changes in nomenclature, and substituting the Thevenin equivalent shown earlier, we can derive the

Figure 6. FDA with DC-coupled, single-ended source referenced to ground




Figure 7. Positive side of FDA circuit





Figure 8. Thevenin equivalent of positive side



equation for only the amplifier's AC or signal response to V_{OUT-} , which we will call $V_{OUT- (AC \text{ only})}$:

$$V_{OUT- (AC \text{ only})} = \frac{- \left[V_{SIG} \left(\frac{R_T}{R_S + R_T} \right) \right] (1 - \beta_+)}{\beta_+ + \beta_-}, \quad (7)$$

where

$$\beta_+ = \frac{R_G}{R_F + R_G}, \text{ and } \beta_- = \frac{R_G + (R_S \parallel R_T)}{R_F + R_G + (R_S \parallel R_T)}.$$

With a significant amount of algebra and substitution, we solve for Z_A and then use Equation 4 to find Z_{IN} :

$$Z_A = \frac{(R_G + R_F)(\beta_+ + \beta_-)}{\beta_- + 1} \quad (8)$$

The gain from the terminated input to the differential output, assuming the circuit is balanced, is

$$\frac{V_{OUT(Differential)}}{V_{IN}} = 2 \left(\frac{R_F}{R_G + R_S \parallel R_T} \right) \left(\frac{R_T}{R_S + R_T} \right) \quad (9)$$

The output DC common mode is set by the input to V_{OCM} .

It would be useful to have a closed-form equation to solve for R_T to satisfy both Equations 8 and 9, but none could be found. One solution is to guess values and iterate, but sometimes that fails to find a solution. A more practical approach is to modify the equations and solve using Equations 10 and 11.

$$\frac{1}{R_T} = \frac{1}{Z_0} - \left[\frac{1 - GF}{2(1 + GF)} \right] \left(\frac{2GF}{2R_F - Z_0GF} \right), \quad (10)$$

where Z_0 is the desired termination, G is the target gain from terminated input to output, and F is a factor less than 1 that depends on the gain and value of R_F . The result is fed into Equation 11 to solve for R_G :

$$R_G = \left[\frac{2R_T R_F}{G(Z_0 + R_T)} \right] - Z_0 \parallel R_T \quad (11)$$

In design, the target gain and Z_0 are set by the system design; and, as noted earlier, it is recommended that R_F be limited to a range of values for best performance. So we select the value of R_F first and then try values for F until $Z_{IN} = Z_0$. This is easily done by setting up the equations in a spreadsheet that can simultaneously calculate with incremental values, and then selecting the appropriate values. To see an example Excel worksheet, click on the Attachments tab or icon on the left side of the Adobe Reader window. Open the file FDA_Input_Impedance.xls, then select the Single-Ended Input worksheet tab.

For an example of how to select the value of R_T , let's look at a single-ended source driving a coax to the FDA with $Z_0 = 50 \Omega$. For double termination, we want the source to provide $R_S = 50\text{-}\Omega$ output impedance, and we want the input of the FDA to present a $50\text{-}\Omega$ single-ended load. Assuming that we want a gain of 1 from the terminated input and that $R_F = 402 \Omega$, we can use the spreadsheet to calculate the nearest standard values for $R_G = 392 \Omega$, $R_T = 54.9 \Omega$, and $R_{EQ} = 422 \Omega$, which gives us $Z_{IN} = 49.73 \Omega$ and a gain of 1.006 V/V.

Again we use SPICE simulation to validate the design. To see a TINA-TI simulation circuit of the example just given, click on the Attachments tab or icon on the left side of the Adobe Reader window. If you have the TINA-TI software installed, you can open the file FDA_Single_Ended_Input_Impedance.TSC to view the circuit example. To download and install the free TINA-TI software, visit www.ti.com/tina-ti and click the Download button.

There are numerous ways to find the input impedance in SPICE, but from the simulation waveforms shown in Figure 9, we see the expected input and output voltages for double termination with equal impedances.

Reference

For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/litnumber and replace "litnumber" with the **TI Lit. #** for the materials listed below.

Document Title


TI Lit. #

1. Jim Karki, "Fully Differential Amplifiers," Application Report. sloa054

Related Web sites

amplifier.ti.com
www.ti.com/tina-ti

Figure 9. TINA-TI simulation of FDA waveforms with single-ended input impedance



A dual-polarity, bidirectional current-shunt monitor

By Thomas Kuehl


Senior Applications Engineer

Current-shunt-monitor ICs are an extension of the instrumentation amplifier family of products. They provide an easy method of monitoring circuit current and possess similarities to the sensitive analog voltmeter and external shunt resistor commonly used to measure current in the past. The analog voltmeter registered a small voltage drop that developed when current passed through a shunt resistor. With a current-shunt monitor, the voltmeter has been replaced by a specially adapted instrumentation amplifier that amplifies the voltage developed across the shunt resistor. An output measure is provided that is proportional to the current through the resistor. Analog voltmeters were commonly designed for a full-scale voltage of 50 or 100 mV, and the current-shunt monitor operates with comparable input-voltage levels. Instead of an analog meter-scale indication, the current-shunt monitor provides a voltage or current output level, or a digital output code, that directly corresponds to the measured current level.

A variety of current-shunt monitors are available that are designed for high-side or low-side circuit connection, with some offering different user functions. Often the voltage ranges of the current-shunt-monitor supply and the common-mode input are independent of each other. This allows the current-shunt monitor to be operated from a convenient supply-voltage level independent of the input voltage. Many applications need only monitor current flowing in one direction, and a current-shunt monitor such as the INA138/168 provides this capability. A monitor intended for single-direction, or unidirectional, current flow is referred to as a unidirectional current-shunt monitor. Other applications require a bidirectional current-shunt monitor where the circuit current can flow and be monitored in either direction.

An example of a bidirectional current-shunt monitor is the INA170. It is powered by a single supply voltage of +2.7 to +40 V, while the input common-mode voltage (CMV) may be any voltage between +2.7 and +60 V. The input CMV is the external voltage that is applied to the current-shunt-monitor input and provides current to the output load. When the current through the shunt resistor is zero, both inputs of the current-shunt monitor are ideally


Figure 1. The INA170 connected for bidirectional current monitoring



at the same CMV potential; but when a current flows through the shunt resistor, a differential voltage is developed and the inputs become separated by that amount. This voltage difference is amplified by the gain factor of the current-shunt monitor.

The bidirectional property allows the INA170 to monitor current between two voltage potentials that are more positive or negative relative to each other. A simple illustration of a bidirectional-current-flow system is a motor that draws current from a battery when operating at a constant speed or accelerating, but then acts as a generator, returning current to the battery during deceleration. Figure 1 shows the INA170 connected for bidirectional current monitoring.

Thus, two important current-shunt-monitor operating parameters are the unidirectional or bidirectional input voltage characteristic and the CMV range. The operational CMV range often extends from near 0 V to a specified maximum positive voltage, but some current-shunt monitors include a negative voltage range as well. For example, the INA193 through INA198 current-shunt-monitor family provides a CMV range of -16 to +80 V. These devices are unidirectional; so even if the input voltage is a negative voltage, the output has to be more negative for current to

Figure 2. Two INA193 ICs configured as a bidirectional current-shunt monitor

flow in the correct direction. Two of the unidirectional current-shunt-monitor ICs may be interconnected to form a bidirectional current-shunt monitor with a CMV range that extends from -16 to +80 V. The addition of the INA152 instrumentation amplifier and +2.5-V reference completes the circuit. A circuit schematic for the INA193 bidirectional current-shunt monitor is shown in Figure 2.

Recently, a customer described an application where monitoring a DC motor's current was necessary. It was an automotive application, and the system supply was available to power a current-shunt monitor. The customer wanted to know the current levels when the motor was running normally in the forward direction and in reverse where a negative, back EMF developed. The circuit shown in Figure 2 is appropriate for this application; but the customer wanted to keep the number of components and the cost to a minimum, even if some precision had to be sacrificed. This called for a different approach.

Earlier it was mentioned that current-shunt monitors are an extension of instrumentation amplifiers. Also included in the family are difference amplifiers, which consist of an

instrumentation-grade operational amplifier and four or more precisely matched resistors. The difference amplifier amplifies the difference in voltages applied to the two inputs by a fixed gain. Gain and common-mode rejection of the difference amplifier are optimized by precise laser trimming of four thin-film resistors included on the integrated circuit die. Difference amplifiers with a fixed gain of 1:1, 10:1, and 100:1 V/V are commonly available; however, there is a unique product—the INA159—that has a fixed gain setting of 0.2 V/V. Its primary role is to serve as a level-translation amplifier between sensors having a bipolar output voltage with a range of ± 10 V, and a modern analog-to-digital converter having a unipolar input range of 0 to 5 V. The INA159 is a true difference amplifier that can sense a differential voltage of either polarity. Its input CMV range extends from -12.5 to +17.5 V when powered from a single +5-V supply. These features allow the INA159 to be employed as a dual-polarity, bidirectional current monitor. An additional instrumentation or operational amplifier needs to be included after the INA159 to increase the overall gain of the monitor circuit.


Figure 3. INA159 dual-polarity, bidirectional current-shunt-monitor circuit

Figure 3 shows the circuit of the INA159 current-shunt-monitor stage, followed by an OPA340 CMOS operational-amplifier gain stage. The OPA340 was selected because its near rail-to-rail input and output swing ranges allow the circuit's output voltage to approach 0 and 5 V at the extremes. The INA159 gain is $+0.2 \text{ V/V}$, while the OPA340 gain is set to $+100 \text{ V/V}$, for an overall circuit gain of $+20 \text{ V/V}$. A higher OPA340 closed-loop gain could be used to increase sensitivity, but the DC errors and bandwidth would suffer. Also, the shunt resistor R_S could be increased from 0.1Ω to a larger value. This would increase the INA159 output, but the consequences of the larger voltage drop and higher resistor power dissipation should be evaluated before doing so.

The output voltage delivered from the INA159 current-shunt-monitor circuit is centered at a level of about $+2.5 \text{ V}$. This is the approximate voltage level at the OPA340 output when no current is flowing through R_S . Figure 4 shows an oscilloscope image of the INA159 current-shunt monitor's output response when the input circuit is being driven by a 24-V_{PP} , 1-kHz sine wave. This input-voltage waveform is recorded as the upper trace image. The resistive load in the input circuit is 12Ω , resulting in peak current levels of $\pm 1 \text{ A}$. The lower trace is that of the OPA340

output voltage swinging from 0.5 to 4.5 V, indicating a peak current of approximately $\pm 1 \text{ A}$. A center-scale, manual zeroing circuit is included in the OPA340 stage. It can be excluded if an exact 2.5-V center-scale voltage is not necessary. The INA159 and OPA340 combined exhibit a bandwidth of well over 100 kHz, making this circuit usable for a wide variety of AC-current-monitoring applications.


Figure 4. Input/output waveforms of current-shunt-monitor circuit

Figure 5 shows oscilloscope images of the INA159 current-shunt monitor monitoring the current of a DC pancake motor under load. The motor is being driven by a slow 9-V_{PP}, 0.1-Hz sine wave such that the armature direction follows the sine function, reversing direction every half cycle. This input drive voltage, shown as the upper trace, had to be adjusted to keep the motor from drawing more than 1 A of current. The lower trace shows the OPA340 output voltage where the peak motor current exceeds 1 A. Some evidence of clipping is seen at the OPA340 output as output-voltage-swing limits. With proper sizing of components, the circuit can be optimized for monitoring this particular motor's current levels. Nonetheless, this illustrates the utility of the INA159 in a motor-current-monitoring application.

Accuracy of the INA159 current-shunt monitor was measured at a little better than 4.5%. Standard 1% resistors were used, with no special selection being made. The circuit accuracy could be improved by replacing the OPA340 circuit with a precision, single-supply instrumentation amplifier such as the INA326. However, the AC bandwidth will decrease and the cost will be higher.


Related Web sites

amplifier.ti.com

www.ti.com/sc/device/partnumber

Replace *partnumber* with INA138, INA152, INA159, INA168, INA170, INA193, INA326, or OPA340

Figure 5. Input/output waveforms of current-shunt-monitor circuit of DC motor



Index of Articles

Title	Issue	Page	Lit. No.
Data Acquisition			
Aspects of data acquisition system design	August 1999	1	SLYT191
Low-power data acquisition sub-system using the TI TLV1572	August 1999	4	SLYT192
Evaluating operational amplifiers as input amplifiers for A-to-D converters	August 1999	7	SLYT193
Precision voltage references	November 1999	1	SLYT183
Techniques for sampling high-speed graphics with lower-speed A/D converters	November 1999	5	SLYT184
A methodology of interfacing serial A-to-D converters to DSPs	February 2000	1	SLYT175
The operation of the SAR-ADC based on charge redistribution	February 2000	10	SLYT176
The design and performance of a precision voltage reference circuit for 14-bit and 16-bit A-to-D and D-to-A converters	May 2000	1	SLYT168
Introduction to phase-locked loop system modeling	May 2000	5	SLYT169
New DSP development environment includes data converter plug-ins	August 2000	1	SLYT158
Higher data throughput for DSP analog-to-digital converters	August 2000	5	SLYT159
Efficiently interfacing serial data converters to high-speed DSPs	August 2000	10	SLYT160
Smallest DSP-compatible ADC provides simplest DSP interface	November 2000	1	SLYT148
Hardware auto-identification and software auto-configuration for the TLV320AIC10 DSP Codec — a “plug-and-play” algorithm	November 2000	8	SLYT149
Using quad and octal ADCs in SPI mode	November 2000	15	SLYT150
Building a simple data acquisition system using the TMS320C31 DSP	February 2001	1	SLYT136
Using SPI synchronous communication with data converters — interfacing the MSP430F149 and TLV5616	February 2001	7	SLYT137
A/D and D/A conversion of PC graphics and component video signals, Part 1: Hardware	February 2001	11	SLYT138
A/D and D/A conversion of PC graphics and component video signals, Part 2: Software and control	July 2001	5	SLYT129
Intelligent sensor system maximizes battery life: Interfacing the MSP430F123 Flash MCU, ADS7822, and TPS60311	1Q, 2002	5	SLYT123
SHDSL AFE1230 application	2Q, 2002	5	SLYT114
Synchronizing non-FIFO variations of the THS1206	2Q, 2002	12	SLYT115
Adjusting the A/D voltage reference to provide gain	3Q, 2002	5	SLYT109
MSC1210 debugging strategies for high-precision smart sensors	3Q, 2002	7	SLYT110
Using direct data transfer to maximize data acquisition throughput	3Q, 2002	14	SLYT111
Interfacing op amps and analog-to-digital converters	4Q, 2002	5	SLYT104
ADS82x ADC with non-uniform sampling clock	4Q, 2003	5	SLYT089
Calculating noise figure and third-order intercept in ADCs	4Q, 2003	11	SLYT090
Evaluation criteria for ADSL analog front end	4Q, 2003	16	SLYT091
Two-channel, 500-kSPS operation of the ADS8361	1Q, 2004	5	SLYT082
ADS809 analog-to-digital converter with large input pulse signal	1Q, 2004	8	SLYT083
Streamlining the mixed-signal path with the signal-chain-on-chip MSP430F169	3Q, 2004	5	SLYT078
Supply voltage measurement and ADC PSRR improvement in MSC12xx devices	1Q, 2005	5	SLYT073
14-bit, 125-MSPS ADS5500 evaluation	1Q, 2005	13	SLYT074
Clocking high-speed data converters	1Q, 2005	20	SLYT075
Implementation of 12-bit delta-sigma DAC with MSC12xx controller	1Q, 2005	27	SLYT076
Using resistive touch screens for human/machine interface	3Q, 2005	5	SLYT209A
Simple DSP interface for ADS784x/834x ADCs	3Q, 2005	10	SLYT210
Operating multiple oversampling data converters	4Q, 2005	5	SLYT222
Low-power, high-intercept interface to the ADS5424 14-bit, 105-MSPS converter for undersampling applications	4Q, 2005	10	SLYT223
Understanding and comparing datasheets for high-speed ADCs	1Q, 2006	5	SLYT231
Matching the noise performance of the operational amplifier to the ADC	2Q, 2006	5	SLYT237
Using the ADS8361 with the MSP430 USI port	3Q, 2006	5	SLYT244
Clamp function of high-speed ADC THS1041	4Q, 2006	5	SLYT253
Conversion latency in delta-sigma converters	2Q, 2007	5	SLYT264
Calibration in touch-screen systems	3Q, 2007	5	SLYT277

Title	Issue	Page	Lit. No.
Data Acquisition (Continued)			
Using a touch-screen controller's auxiliary inputs	4Q, 2007	5	SLYT283
Understanding the pen-interrupt (PENIRQ) operation of touch-screen controllers	2Q, 2008	5	SLYT292
A DAC for all precision occasions	3Q, 2008	5	SLYT300
Stop-band limitations of the Sallen-Key low-pass filter.	4Q, 2008	5	SLYT306
Power Management			
Stability analysis of low-dropout linear regulators with a PMOS pass element.	August 1999	10	SLYT194
Extended output voltage adjustment (0 V to 3.5 V) using the TI TPS5210	August 1999	13	SLYT195
Migrating from the TI TL770x to the TI TLC770x.	August 1999	14	SLYT196
TI TPS5602 for powering TI's DSP	November 1999.	8	SLYT185
Synchronous buck regulator design using the TI TPS5211 high-frequency hysteretic controller	November 1999.	10	SLYT186
Understanding the stable range of equivalent series resistance of an LDO regulator	November 1999.	14	SLYT187
Power supply solutions for TI DSPs using synchronous buck converters.	February 2000.	12	SLYT177
Powering Celeron-type microprocessors using TI's TPS5210 and TPS5211 controllers	February 2000.	20	SLYT178
Simple design of an ultra-low-ripple DC/DC boost converter with TPS60100 charge pump.	May 2000	11	SLYT170
Low-cost, minimum-size solution for powering future-generation Celeron™-type processors with peak currents up to 26 A.	May 2000	14	SLYT171
Advantages of using PMOS-type low-dropout linear regulators in battery applications	August 2000	16	SLYT161
Optimal output filter design for microprocessor or DSP power supply	August 2000	22	SLYT162
Understanding the load-transient response of LDOs	November 2000.	19	SLYT151
Comparison of different power supplies for portable DSP solutions working from a single-cell battery	November 2000.	24	SLYT152
Optimal design for an interleaved synchronous buck converter under high-slew-rate, load-current transient conditions	February 2001.	15	SLYT139
–48-V/+48-V hot-swap applications	February 2001.	20	SLYT140
Power supply solution for DDR bus termination	July 2001	9	SLYT130
Runtime power control for DSPs using the TPS62000 buck converter.	July 2001	15	SLYT131
Power control design key to realizing InfiniBand SM benefits.	1Q, 2002	10	SLYT124
Comparing magnetic and piezoelectric transformer approaches in CCFL applications.	1Q, 2002	12	SLYT125
Why use a wall adapter for ac input power?	1Q, 2002	18	SLYT126
SWIFT™ Designer power supply design program.	2Q, 2002	15	SLYT116
Optimizing the switching frequency of ADSL power supplies	2Q, 2002	23	SLYT117
Powering electronics from the USB port	2Q, 2002	28	SLYT118
Using the UCC3580-1 controller for highly efficient 3.3-V/100-W isolated supply design	4Q, 2002	8	SLYT105
Power conservation options with dynamic voltage scaling in portable DSP designs	4Q, 2002	12	SLYT106
Understanding piezoelectric transformers in CCFL backlight applications.	4Q, 2002	18	SLYT107
Load-sharing techniques: Paralleling power modules with overcurrent protection	1Q, 2003	5	SLYT100
Using the TPS61042 white-light LED driver as a boost converter.	1Q, 2003	7	SLYT101
Auto-Track™ voltage sequencing simplifies simultaneous power-up and power-down.	3Q, 2003	5	SLYT095
Soft-start circuits for LDO linear regulators.	3Q, 2003	10	SLYT096
UCC28517 100-W PFC power converter with 12-V, 8-W bias supply, Part 1.	3Q, 2003	13	SLYT097
UCC28517 100-W PFC power converter with 12-V, 8-W bias supply, Part 2.	4Q, 2003	21	SLYT092
LED-driver considerations.	1Q, 2004	14	SLYT084
Tips for successful power-up of today's high-performance FPGAs	3Q, 2004	11	SLYT079
A better bootstrap/bias supply circuit.	1Q, 2005	33	SLYT077
Understanding noise in linear regulators	2Q, 2005	5	SLYT201
Understanding power supply ripple rejection in linear regulators.	2Q, 2005	8	SLYT202
Miniature solutions for voltage isolation.	3Q, 2005	13	SLYT211
New power modules improve surface-mount manufacturability	3Q, 2005	18	SLYT212
Li-ion switching charger integrates power FETs	4Q, 2005	19	SLYT224
TLC5940 dot correction compensates for variations in LED brightness.	4Q, 2005	21	SLYT225
Powering today's multi-rail FPGAs and DSPs, Part 1	1Q, 2006	9	SLYT232
TPS79918 RF LDO supports migration to StrataFlash® Embedded Memory (P30)	1Q, 2006	14	SLYT233
Practical considerations when designing a power supply with the TPS6211x	1Q, 2006	17	SLYT234
TLC5940 PWM dimming provides superior color quality in LED video displays	2Q, 2006	10	SLYT238
Wide-input dc/dc modules offer maximum design flexibility	2Q, 2006	13	SLYT239

Title	Issue	Page	Lit. No.
Power Management (Continued)			
Powering today's multi-rail FPGAs and DSPs, Part 2	2Q, 2006	18	SLYT240
TPS61059 powers white-light LED as photoflash or movie light	3Q, 2006	8	SLYT245
TPS65552A powers portable photoflash	3Q, 2006	10	SLYT246
Single-chip bq2403x power-path manager charges battery while powering system	3Q, 2006	12	SLYT247
Complete battery-pack design for one- or two-cell portable applications	3Q, 2006	14	SLYT248
A 3-A, 1.2-V _{OUT} linear regulator with 80% efficiency and P _{LOST} < 1 W	4Q, 2006	10	SLYT254
bq25012 single-chip, Li-ion charger and dc/dc converter for Bluetooth® headsets	4Q, 2006	13	SLYT255
Fully integrated TPS6300x buck-boost converter extends Li-ion battery life	4Q, 2006	15	SLYT256
Selecting the correct IC for power-supply applications	1Q, 2007	5	SLYT259
LDO white-LED driver TPS7510x provides incredibly small solution size	1Q, 2007	9	SLYT260
Power management for processor core voltage requirements	1Q, 2007	11	SLYT261
Enhanced-safety, linear Li-ion battery charger with thermal regulation and input overvoltage protection	2Q, 2007	8	SLYT269
Current balancing in four-pair, high-power PoE applications	2Q, 2007	11	SLYT270
Power-management solutions for telecom systems improve performance, cost, and size	3Q, 2007	10	SLYT278
TPS6108x: A boost converter with extreme versatility	3Q, 2007	14	SLYT279
Get low-noise, low-ripple, high-PSRR power with the TPS717xx	3Q, 2007	17	SLYT280
Simultaneous power-down sequencing with the TPS74x01 family of linear regulators	3Q, 2007	20	SLYT281
Driving a WLED does not always require 4 V	4Q, 2007	9	SLYT284
Host-side gas-gauge-system design considerations for single-cell handheld applications	4Q, 2007	12	SLYT285
Using a buck converter in an inverting buck-boost topology	4Q, 2007	16	SLYT286
Understanding output voltage limitations of DC/DC buck converters	2Q, 2008	11	SLYT293
Battery-charger front-end IC improves charging-system safety	2Q, 2008	14	SLYT294
New current-mode PWM controllers support boost, flyback, SEPIC, and LED-driver applications	3Q, 2008	9	SLYT302
Getting the most battery life from portable systems	4Q, 2008	8	SLYT307
Compensating and measuring the control loop of a high-power LED driver	4Q, 2008	14	SLYT308
Designing DC/DC converters based on SEPIC topology	4Q, 2008	18	SLYT309
Interface (Data Transmission)			
TIA/EIA-568A Category 5 cables in low-voltage differential signaling (LVDS)	August 1999	16	SLYT197
Keep an eye on the LVDS input levels	November 1999	17	SLYT188
Skew definition and jitter analysis	February 2000	29	SLYT179
LVDS receivers solve problems in non-LVDS applications	February 2000	33	SLYT180
LVDS: The ribbon cable connection	May 2000	19	SLYT172
Performance of LVDS with different cables	August 2000	30	SLYT163
A statistical survey of common-mode noise	November 2000	30	SLYT153
The Active Fail-Safe feature of the SN65LVDS32A	November 2000	35	SLYT154
The SN65LVDS33/34 as an ECL-to-LVTTL converter	July 2001	19	SLYT132
Power consumption of LVPECL and LVDS	1Q, 2002	23	SLYT127
Estimating available application power for Power-over-Ethernet applications	1Q, 2004	18	SLYT085
The RS-485 unit load and maximum number of bus connections	1Q, 2004	21	SLYT086
Failsafe in RS-485 data buses	3Q, 2004	16	SLYT080
Maximizing signal integrity with M-LVDS backplanes	2Q, 2005	11	SLYT203
Device spacing on RS-485 buses	2Q, 2006	25	SLYT241
Improved CAN network security with TI's SN65HVD1050 transceiver	3Q, 2006	17	SLYT249
Detection of RS-485 signal loss	4Q, 2006	18	SLYT257
Enabling high-speed USB OTG functionality on TI DSPs	2Q, 2007	18	SLYT271
When good grounds turn bad—isolate!	3Q, 2008	11	SLYT298
Cascading of input serializers boosts channel density for digital inputs	3Q, 2008	16	SLYT301

Title	Issue	Page	Lit. No.
Amplifiers: Audio			
Reducing the output filter of a Class-D amplifier	August 1999	19	SLYT198
Power supply decoupling and audio signal filtering for the Class-D audio power amplifier	August 1999	24	SLYT199
PCB layout for the TPA005D1x and TPA032D0x Class-D APAs	February 2000	39	SLYT182
An audio circuit collection, Part 1	November 2000	39	SLYT155
1.6- to 3.6-volt BTL speaker driver reference design	February 2001	23	SLYT141
Notebook computer upgrade path for audio power amplifiers	February 2001	27	SLYT142
An audio circuit collection, Part 2	February 2001	41	SLYT145
An audio circuit collection, Part 3	July 2001	34	SLYT134
Audio power amplifier measurements	July 2001	40	SLYT135
Audio power amplifier measurements, Part 2	1Q, 2002	26	SLYT128
Amplifiers: Op Amps			
Single-supply op amp design	November 1999	20	SLYT189
Reducing crosstalk of an op amp on a PCB	November 1999	23	SLYT190
Matching operational amplifier bandwidth with applications	February 2000	36	SLYT181
Sensor to ADC — analog interface design	May 2000	22	SLYT173
Using a decompensated op amp for improved performance	May 2000	26	SLYT174
Design of op amp sine wave oscillators	August 2000	33	SLYT164
Fully differential amplifiers	August 2000	38	SLYT165
The PCB is a component of op amp design	August 2000	42	SLYT166
Reducing PCB design costs: From schematic capture to PCB layout	August 2000	48	SLYT167
Thermistor temperature transducer-to-ADC application	November 2000	44	SLYT156
Analysis of fully differential amplifiers	November 2000	48	SLYT157
Fully differential amplifiers applications: Line termination, driving high-speed ADCs, and differential transmission lines	February 2001	32	SLYT143
Pressure transducer-to-ADC application	February 2001	38	SLYT144
Frequency response errors in voltage feedback op amps	February 2001	48	SLYT146
Designing for low distortion with high-speed op amps	July 2001	25	SLYT133
Fully differential amplifier design in high-speed data acquisition systems	2Q, 2002	35	SLYT119
Worst-case design of op amp circuits	2Q, 2002	42	SLYT120
Using high-speed op amps for high-performance RF design, Part 1	2Q, 2002	46	SLYT121
Using high-speed op amps for high-performance RF design, Part 2	3Q, 2002	21	SLYT112
FilterPro™ low-pass design tool	3Q, 2002	24	SLYT113
Active output impedance for ADSL line drivers	4Q, 2002	24	SLYT108
RF and IF amplifiers with op amps	1Q, 2003	9	SLYT102
Analyzing feedback loops containing secondary amplifiers	1Q, 2003	14	SLYT103
Video switcher using high-speed op amps	3Q, 2003	20	SLYT098
Expanding the usability of current-feedback amplifiers	3Q, 2003	23	SLYT099
Calculating noise figure in op amps	4Q, 2003	31	SLYT094
Op amp stability and input capacitance	1Q, 2004	24	SLYT087
Integrated logarithmic amplifiers for industrial applications	1Q, 2004	28	SLYT088
Active filters using current-feedback amplifiers	3Q, 2004	21	SLYT081
Auto-zero amplifiers ease the design of high-precision circuits	2Q, 2005	19	SLYT204
So many amplifiers to choose from: Matching amplifiers to applications	3Q, 2005	24	SLYT213
Getting the most out of your instrumentation amplifier design	4Q, 2005	25	SLYT226
High-speed notch filters	1Q, 2006	19	SLYT235
Low-cost current-shunt monitor IC revives moving-coil meter design	2Q, 2006	27	SLYT242
Accurately measuring ADC driving-circuit settling time	1Q, 2007	14	SLYT262
New zero-drift amplifier has an I_Q of 17 μA	2Q, 2007	22	SLYT272
A new filter topology for analog high-pass filters	3Q, 2008	18	SLYT299
Input impedance matching with fully differential amplifiers	4Q, 2008	24	SLYT310
A dual-polarity, bidirectional current-shunt monitor	4Q, 2008	29	SLYT311

Title	Issue	Page	Lit. No.
Low-Power RF			
Using the CC2430 and TIMAC for low-power wireless sensor applications: A power-consumption study	2Q 2008	17	SLYT295
Selecting antennas for low-power wireless applications	2Q 2008	20	SLYT296
General Interest			
Synthesis and characterization of nickel manganite from different carboxylate precursors for thermistor sensors	February 2001....	52	SLYT147
Analog design tools.	2Q, 2002	50	SLYT122
Spreadsheet modeling tool helps analyze power- and ground-plane voltage drops to keep core voltages within tolerance	2Q, 2007	29	SLYT273

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

Product Information Centers

Americas Phone +1(972) 644-5580

Brazil Phone 0800-891-2616

Mexico Phone 0800-670-7544

Fax +1(972) 927-6377

Internet/Email support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone

European Free Call 00800-ASK-TEXAS
(00800 275 83927)

International +49 (0) 8161 80 2121

Russian Support +7 (4) 95 98 10 701

Note: The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax +49 (0) 8161 80 2045

Internet support.ti.com/sc/pic/euro.htm

Japan

Fax International +81-3-3344-5317
Domestic 0120-81-0036

Internet/Email International support.ti.com/sc/pic/japan.htm
Domestic www.tij.co.jp/pic

Asia

Phone

International +91-80-41381665

Domestic Toll-Free Number

Australia 1-800-999-084

China 800-820-8682

Hong Kong 800-96-5941

India 1-800-425-7888

Indonesia 001-803-8861-1006

Korea 080-551-2804

Malaysia 1-800-80-3973

New Zealand 0800-446-934

Philippines 1-800-765-7404

Singapore 800-886-1028

Taiwan 0800-006800

Thailand 001-800-886-0010

Fax +886-2-2378-6808

Email tiasia@ti.com or ti-china@ti.com

Internet support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

A093008

Auto-Track, bqEASY, FilterPro, *Impedance Track*, SWIFT, and TINA-TI are trademarks of Texas Instruments. Adobe and Reader are registered trademarks of Adobe Systems Incorporated. The Bluetooth word mark and logos are owned by the Bluetooth SIG, Inc., and any use of such marks by Texas Instruments is under license. Celeron is a trademark and StrataFlash is a registered trademark of Intel Corporation. Excel is a registered trademark of Microsoft Corporation. InfiniBand is a service mark of the InfiniBand Trade Association. Mathcad is a registered trademark of Parametric Technology Corporation (PTC). ZigBee is a registered trademark of the ZigBee Alliance. All other trademarks are the property of their respective owners.

SLYT305