

A

A

B

B


C

C

D

D

Main Board




- Notes:
- 1. 90 seconds, 12KW power discharge time @≥3.9V/cell. I.e. Discharge power reduced when cell voltage is low. I.e. the design not yet support 12kW at 28.6Vin.
 - 2. 6 discharge phases.
 - 3. Target switching frequency:300kHz.
 - 4. ORING circuit not verified. Short ORING FETs. Should refer to Oring Board.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 2025/8/29
TID #: N/A	Project Title: Change in menu Project	Project Options: Parameter
Number: PMP41155_Maj	Rev: E1	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 1 of 5
Drawn By:	File: PMP41155_Main_E2.SchDoc	Size: B
Engineer: Richard Yin	Contact: http://www.ti.com/support	

Analog Part




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Digital Part




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Connection with C2000 EVM




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 2025/8/28	
TID #: N/A	Project Title: Change in menu Project Project Options Parameter		
Number: PMP41155_Main Rev: E1	Sheet Title:		
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 4 of 5	
Drawn By:	File: PMP41155_Main_Control_E2.SchDoc	Size: B	
Engineer: Richard Yin	Contact: http://www.ti.com/support		http://www.ti.com © Texas Instruments 2025

Mainboard Connection


Connection with Power Module (6 Phases)




Connection with Aux Power card




Connection with Oring card



AUX ORING



SHELF Connections



To be updated when the schematics symbol has been created