

NOTES, UNLESS OTHERWISE SPECIFIED:

1. The netname "P12V" represents connection to the +12V power plane.
2. The netname "P3P3V" represents connection to the +3.3V power plane.
3. The netname "P1P8V" represents connection to the +1.8V digital power plane.
4. The netname "P1P1V" represents connection to the +1.1V power plane.
5. The netname "P1P8V_ITEA" represents connection to the +1.8V ITE6535 analog supply power plane.
6. The netname "F_VCCIO" represents connection to the +3V FPGA Vccio power plane.
7. The netname "P2P5V_FAUXPLL" represents connection to the +2.5V FPGA aux/pll power plane.
8. The netname "P1P8V_A" represents connection to the +1.8V controller analog supply power plane.
9. The netname "GND" represents connection to the ground plane.
10. A "Z" suffix on a signal name indicates an active low signal.
11. All components with designators "U", "Q", and "D" are electrostatic discharge sensitive.



NOTE:

**THIS IS A PRELIMINARY
SCHEMATIC AND HAS NOT
BEEN FULLY VALIDATED**

TI Information
Selective Disclosure
Property of Texas Instruments Only

COMPUTER GENERATED DRAWING - DO NOT REVISE MANUALLY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	ECO 2137507: Initial Release	11/1/2013	NG
B	ECO 2140137: Updated to rev B	2/18/2014	NG
C	ECO 2141055: Updated to rev C	4/8/2014	NG
D	ECO 2142175: Updated to rev D	5/28/2014	NG
E	ECO 2144118: Updated to rev E	8/8/2014	NG
F	Updated to rev F	11/7/2019	DH
G	Updated to rev G	5/11/2020	DH

BEFORE USING TECHNICAL INFORMATION, THE USER SHOULD CAREFULLY READ THE FOLLOWING TERMS.

The term "Technical Information" includes reference designs, drawings, specifications, and other information relating to TI digital imaging products or applications, contained herein or provided separately in any format or via any medium.

TI is providing Technical Information for the convenience of purchasers of digital imaging products ("Users"), and will not accept any responsibility or liability arising from providing the Technical Information or its use. Any use or reliance on Technical Information is strictly the responsibility of the User.

1. **No Warranty. THE TECHNICAL INFORMATION IS PROVIDED "AS IS".** TI MAKES NO WARRANTIES OR REPRESENTATIONS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING LACK OF VIRUSES, ACCURACY, OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO THE TECHNICAL INFORMATION OR THE USE OF THOSE MATERIALS.
2. **Warranty for Products Not Affected.** The foregoing exclusion and disclaimer of warranty does not affect or diminish any warranty rights with regard to digital imaging products. Such rights are governed exclusively by the terms of a written and signed purchase agreement with TI.
3. **Limitations and Exclusion of Damages.** IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF THE TECHNICAL INFORMATION OR THE USE OF THE TECHNICAL INFORMATION.
4. **No Engineering Services.** User is fully responsible for all design decisions and engineering with regard to its products, including decisions relating to application of digital imaging products. By providing Technical Information TI does not intend to offer or provide engineering services or advice concerning User's design. If User desires engineering services, then User should rely on its retained employees and consultants and/or procure engineering services from a licensed professional engineer ("LPE").
5. **Compliance with Export Control Laws.** Unless prior authorization is obtained from the U.S. Department of Commerce, User may not export, re-export, or release, directly or indirectly, any Technical Information, or export, directly or indirectly, any direct product of such Technical Information to any destination or country to which the export, re-export or release of the Technical Information or direct product is prohibited by the Export Administration Regulations of the U.S. Department of Commerce ("EAR").

		DWN	A. NG	DATE	8/8/2014	TEXAS INSTRUMENTS (C) COPYRIGHT 2018 TEXAS INSTRUMENTS ALL RIGHTS RESERVED	
		ENGR	A. NG		8/8/2014		
		SYST					
		PRJ	L. Harvey		8/8/2014	TITLE ESD, DLPLCR900DEVM DLP043	
2513535	0314PO	QA					
NEXT ASSY	USED ON					A3 DRAWING NO 2513534	
APPLICATION		SW	Cadence 16.6			SCALE	SHEET 1 of 29
							REV G

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Important Notice

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE		DLPLCR900DEVM - DLP043	G	
SCALE		SHEET 2 OF 29			

Table of Contents

Page	Description
1	Title
2	Import Notice for TI Products
3	Table Of Contents
4	Block Diagram
5	HDMI, DisplayPort Input/ESD
6	IT6535 Input/Ouput Ports
7	IT6535 Power/Ground Bypass
8	Left/Right Split FPGA Bank 2A,3A,3B,4A
9	Left/Right Split FPGA Bank 5A,5B,7A,8A
10	Left/Right Split FPGA Configuration
11	Left/Right Split FPGA Power/Ground Bypass
12	Master Controller Video, DMD, DAD in/out ports
13	Master Controller: USB, Reset/Clock, SSP0
14	Master Controller: 128Mb x 3 flash interface
15	Master Controller: JTAG, ICE interface
16	Master Controller: I2C, Dual Controller ports, Trigger GPIOs
17	Master Controller: Power/Ground Bypass
18	Slave Controller: Video, DMD in/out ports
19	Slave Controller: Reset/Clock Input, ICE, JTAG
20	Slave Controller: 128Mb x 3 flash interface
21	Slave Controller: I2C, Dual Controller, GPIOs
22	Slave Controller: Power/Ground Bypass
23	DMD Flex Connector
24	Power Conv: 12V -->1.1V, 1.8V, 3.3V switchers
25	Power Conv: FPGA Vccio, LDOs
26	Input/output triggers, LED driver connector
27	Posense, Powergood, 20MHz distribution
28	External Parallel Connector
29	Notes & Revision History

PCB1

DLP043 PCB board instance

PCB, DLP043


Z_MECH2

Boot_Hold Shunt
60900213421

TI Information
Selective Disclosure
Property of Texas Instruments Only

Table of Contents


TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO DLPLCR900DEVM - DLP043	REV G
	ISSUE DATE				
				SCALE	SHEET 3 OF 29



Block Diagram


TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPCR900DEVM - DLP043	G
	SCALE			SHEET 4 OF 29	



To program HDMI EDID
 - install jumper to enable PROM write and disable hot plug detect
 - connect HDMI cable to supply 5V
 - use TI control program to update EDID

HDMI TypeA Rx Conn, ESD, and EDID

















DisplayPort Rx Conn, ESD

TI Information
 Selective Disclosure
 Property of Texas Instruments Only

TEXAS INSTRUMENTS

DWN	DATE	A3	DRAWING NO	REV
ISSUE DATE			DLPLCR900DEVM - DLP043	G
SCALE			SHEET 5 OF 29	







TI Information
Selective Disclosure
Property of Texas Instruments Only

HDMI receiver Power / Gnd


TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPLCR900DEVM - DLP043	G
	SCALE			SHEET 7 OF 29	







Left/Right Split FPGA Bank 2A, 3A, 3B, 4A


TI Information
 Selective Disclosure
 Property of Texas Instruments Only

TEXAS INSTRUMENTS	OWN	DATE	A3	DRAWING NO DLPLCR900DEVN - DLP043	REV G
	ISSUE DATE				
	SCALE			SHEET 8 OF 29	





Altera's USB ByteBlaster Connector




Use Altera's "Serial loader" option to update flash thru the FPGA JTAG port with Byteblaster cable

Left/Right Split FPGA Configuration

TI Information
Selective Disclosure
Property of Texas Instruments Only


TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPLCR900DEVM - DLP043	G
SCALE			SHEET 100F 29		



TI Information
Selective Disclosure
Property of Texas Instruments Only

Left/Right Split FPGA Pwr/Gnd


TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPLCR900DEVM - DLP043	G
SCALE			SHEET 11 OF 29		








Master Controller Video Input, DMD & DAD Output

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPLCR900DEVM - DLP043	G
SCALE			SHEET 120F 29		




UART debug message port,
not needed for production




Master Controller SSP0, UART0, USB, Reset, OSC

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPLCR9000DEVM - DLP043	G
SCALE			SHEET 13 OF 29		






TI Information
Selective Disclosure
Property of Texas Instruments Only

Master Controller Multi-ICE Port

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO DLPLCR900DEVM - DLP043	REV G
	ISSUE DATE				
				SCALE	SHEET 15




Master Controller I2C, LED driver interface, In/Out Triggers and GPIOs

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS


DWN	DATE	A3	DRAWING NO	REV
ISSUE DATE			DLPLCR900DEVM - DLP043	G
SCALE			SHEET 160F	29





TI Information
 Selective Disclosure
 Property of Texas Instruments Only

Master Controller Pwr Gnd

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPCLCR900DEVM - DLP043	G
SCALE			SHEET 170F 29		










TI Information
Selective Disclosure
Property of Texas Instruments Only


Slave Controller I2C, GPIOs

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO DLPLCR9000DEVM - DLP043	REV G
	ISSUE DATE				
	SCALE			SHEET 210F	29






12V to 1.12V @6A
Switching Freq ~ 700KHz
Vstart/stop ~ 6.08V/5.57V
SS ~ 3.5ms



12V to 1.8V @3A
Switching Freq ~ 750KHz
Vstart/stop ~ 8.44V/7.95V
SS ~ 15ms








12V to 3.3V @5A
Switching Freq ~ 750KHz
Vstart/stop ~ 8.44V/7.95V
SS ~ 15ms

Power Generation 1.1V, 1.8V and 3.3V

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS


DWN	DATE	A3	DRAWING NO	REV
ISSUE DATE			DLPLCR900DEVM - DLP043	G
SCALE			SHEET 240F	29



Left/Right Split FPGA Power Generation VCCIO, 1.8V & 2.5V LDOs

TI Information
Selective Disclosure
Property of Texas Instruments Only


TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLP043	G
				SCALE	SHEET 25 OF 29



Input/Output Trigger and LED Driver Interface




TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO		REV
	ISSUE DATE			DLPLCR900DEVM - DLP043		G
				SCALE	SHEET 26OF 29	



Per controller spec (Fig. 3), POWERGOOD has no impact on operation for 60ms after rising edge of POSENSE. In other words, during power up, controller will ignore the state of PG until the internal PLL is locked (require up to 60ms). Controller will then sample the PG input to begin normal operation.

During power down, POSENSE has to remain valid high for at least 500us after PG is deasserted to allow controller to complete the DMD parking procedure. The 500+ uF input caps on 12V would ensure the power monitor to trip at ~11V to deassert PG while keeping regulators operational to maintain POSENSE for > 500us.




Powergood, POSENSE, Controller Clocks

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS

DWN	DATE	A3	DRAWING NO	REV
ISSUE DATE			DLPLCR9000DEVM - DLP043	G
SCALE			SHEET 27OF 29	



TI Information
Selective Disclosure
Property of Texas Instruments Only

External Parallel Video Input Connector

TEXAS INSTRUMENTS	DWN	DATE	A3	DRAWING NO	REV
	ISSUE DATE			DLPLCR900DEVM - DLP043	G
			SCALE	SHEET 28	OF 29

REVISION HISTORY

Rev A

PAGES - ALL

- initial rev

Rev B

PAGE 27

- new part for C360

PAGE 26

- relocated S_TP17 and S_TP18

PAGE 24

- new part for R179
- removed C315, bulk cap not needed

PAGE 25

- new part for L4

PAGE 10

- new part for U12

Rev C

PAGES for U13 & U22

- update pin name to match datasheet

PAGE 15

- add comments for usage of R117 & R118

Rev D

Remove references to DLPC910

Rev E

Updated U7

Rev F

Added External Parallel Video Connector and 5V source

Sheet 12:

Added net HDMI_CEC to U13A,G23

Sheet 28:

Inserted Parallel Video Connector as Sheet 28. Revisions page moved to Sheet 29.

Added U49

Added J30, J31, J32

Added R233, R234, R235, R236, R237, R238, R239, R240, R241, R249, R250, R251

Added RP16, RP17, RP18

Added C366, C373, C374, C376, C377

Increased External Flash Memory to 128 MByte

Sheet 14:

Added net M_PM_ADDR_GPIO45 to U13F,U23

Added net M_PM_ADDR_GPIO46 to U13F,T22

Added net M_PM_ADDR_GPIO60 to U13F, H22

Added net BUS_SELECT to U13I,H23

Sheet 20:

Added net S_PM_ADDR_GPIO45 to U22F,U23

Added net S_PM_ADDR_GPIO45 to U22F,T22

Added net S_PM_ADDR_GPIO60 to U22F, H22

Sheet 14:

Removed U16, U17, U18

Removed R87, R88, R90, R96

Removed C140, C141, C142, C143

Added U43, U44, U45, U50

Added C367, C368, C378, C379

Added R252, R253, R254

Sheet 20:

Removed U23, U24, U25

Removed R148, R149, R151, R157

Removed C222, C223, C224, C225

Added U46, U47, U48, U53

Added C371, C372, C380, C381

Added R255, R256, R257

Added Connector for SSP1 Bus

Added J33, R258, R259

Rev G

Sheet 5

- Changed J2 footprint to SMT

Sheet 10

- U12 changed to Micron MT25QL128ABA1ESE-0SIT

Sheet 14

- Added R260 and R261

- Changed net connected to U44 pin 5 to M_PM_ADDR_GPIO45

Sheet 20

- Added R262 and R263

- Changed net connected to U48 pin 2 to S_PM_CSZ2

TI Information
Selective Disclosure
Property of Texas Instruments Only

TEXAS INSTRUMENTS

DWN DATE

ISSUE DATE

A3

DRAWING NO
DLPLCR900DEVM - DLP043

REV
G

SCALE

SHEET 29 OF 29