


TSW16DX370EVM Rev.B Performance Summary

2/3/2015


1

Block Diagram




Frequency Plan

- RF Input Range: 700 – 2700 MHz
- Mixer LO range: 500 – 2900 MHz
- LO RF Synthesizer Reference: 368.64 MHz
- IF Center Frequency: ~277 MHz
- IF 1dB Bandwidth: 100 MHz
- ADC Sampling Rate: 368.64 MHz




- System Reference Clock: 61.44 MHz
- Output Digital Data Rate: 7.3728 Gb/s/lane
- FPGA SERDES Reference: 184.32 MHz

Bench Evaluation





Gain

- -25dBm power output from signal generator, 1750MHz
- -32.5dBm at output of 6dB attenuator on Spectrum analyzer
- -9.4 dBFS at ADC output for DVGA Att. = 0dB
- -33.4 dBFS at ADC output for DVGA Att. = 24dB
- +5.6dBm is ADC full scale (100ohm term)
- Gain = 28.7 dB (max), -2.8 dB (min)





Distortion (Single-Tone)

- LO = 1474 MHz, DVGA Attenuation = 0 dB





Note: Some limitations due to H5-H9





Distortion Across Frequency (Single-Tone)

- LO = 1474 MHz, DVGA Attenuation = 24 dB





Note: Some limitations due to H5-H9





Note: Low-side H2 caused by LMH6521 at high attenuation settings

Distortion Across Amplitude (Two-Tone)

- LO = 1474 MHz
- Input Freq = 1700/1710 MHz, DVGA Att. = 0 dB





- Input Freq = 1700/1710 MHz, DVGA Att. = 24 dB





Distortion Across Amplitude (Two-Tone)

- LO = 1474 MHz
- Input Freq = 1790/1800 MHz, DVGA Att. = 0 dB





- Input Freq = 1790/1800 MHz, DVGA Att. = 24 dB




Selectivity

- Includes Post-mixer IF filter and Anti-Aliasing Filter
- LO = 1474MHz
- 100MHz 1dB BW
- Stopband Attenuation
 - 13dB @ 50MHz offset (from 330M)
 - 30dB anti-aliasing protection (from 330M)
 - 39dB @ 100MHz offset (from 330M)
 - 52dB H2 atten. (from 230M)



Phase Noise

- LO = 1474 MHz




Offset	Bin Noise [dBFS/bin]	Noise [dBc/Hz]
100k	-87	-114.424
200k	-94	-121.424
500k	-101.5	-128.924
1M	-109	-136.424
2M	-113	-140.424
5M	-116	-143.424
10M	-117	-144.424

Note: Visible spurs caused by Switching power supplies


Noise Density

- LO = 1474 MHz
- **DVGA Att. = 0 dB**
- Notes: Spurs are LO PDF fixed spurs with max DVGA gain (-104dBFS)
- Noise density = $-59.9 \text{ dBFS} - 10\log(100\text{MHz}) = -139.9 \text{ dBFS/Hz}$
 - $-139.9 \text{ dBFS/Hz} + 5.6\text{dBm} = -134.3 \text{ dBm/Hz}$ at ADC output
 - $-134.3 \text{ dBm/Hz} - 28.7\text{dB (gain)} = -163 \text{ dBm/Hz} \rightarrow 11\text{dB NF}$



Noise Density

- LO = 1474 MHz
- DVGA Att. = 24 dB
- Noise density = $-69 \text{ dBFS} - 10\log(100\text{MHz}) = -149 \text{ dBFS/Hz}$
 - $-149 \text{ dBFS/Hz} + 5.6\text{dBm} = -143.4 \text{ dBm/Hz}$ at ADC output
 - $-143.4 \text{ dBm/Hz} - 4.7\text{dB (gain)} = -148.1 \text{ dBm/Hz} \rightarrow 25.9\text{dB NF}$



Performance Summary

Parameter	Conditions	Value	Units	Notes
Gain	DVGA Att. 0dB	+28.7	dB	
	DVGA Att. 24dB	+4.7	dB	
OIP3	Fin=1710/1700, -9dBFS/tone, DVGA Att. 0dB	+36.1	dBm	IMD=-79dBc, IIP3=+7.4dBm
	Fin=1710/1700, -9dBFS/tone, DVGA Att. 24dB	+30	dBm	IMD=-66.7dBc, IIP3~+25.3dBm
	Fin=1790/1800, -9dBFS/tone, DVGA Att. 0dB	+35.2	dBm	IMD=-77.4dBc, IIP3~+5.5dBm
	Fin=1790/1800, -9dBFS/tone, DVGA Att. 24dB	+27.3	dBm	IMD=-61.4dBc, IIP3~+22.6dBm
NF	DVGA Att 0dB	11	dB	
	DVGA Att 24dB	25.9	dB	
Phase Noise	DVGA Att. 24dB			In-close noise agrees well with clock design tool simulation, dominated by LMX performance. Frequencies above 1MHz influenced significantly by broadband noise of ADC and LMH.
	100kHz	-114.4	dBc/Hz	
	200kHz	-121.4		
	500kHz	-128.9		
	1MHz	-136.4		
	2MHz	-140.4		
	5MHz	-143.4		
10MHz	-144.4			

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.