TMS320VC5401 Digital Signal Processor Silicon Errata

SPRZ004 August 2001



Contents

1	Introduction	3
	1.1 Quality and Reliability Conditions	3
	TMX Definition	
	TMP Definition	
	TMS Definition	
	1.2 Revision Identification	4
2	Known Design Marginality/Exceptions to Functional Specifications	5
	Round (RND) Instruction Clears Pending Interrupts	
	NMI	5
	Far Branches/Calls/Interrupts from Active Repeat Blocks (BRAF)	6
	HPI Hint	_
	DMPREC	7
3	Documentation Support	8



1 Introduction

This document describes the silicon updates to the functional specifications for the TMS320VC5401. The updates are applicable to:

- TMS320VC5401 (144-pin LQFP, PGE suffix)
- TMS320VC5401 (144-pin MicroStar BGA™, GGU suffix)

1.1 Quality and Reliability Conditions

TMX Definition

Texas Instruments (TI) does not warranty either (1) electrical performance to specification, or (2) product reliability for products classified as "TMX." By definition, the product has not completed data sheet verification or reliability performance qualification according to TI Quality Systems Specifications.

The mere fact that a "TMX" device was tested over a particular temperature and voltage ranges should not, in any way, be construed as a warranty of performance.

TMP Definition

TI does not warranty product reliability for products classified as "TMP." By definition, the product has not completed reliability performance qualification according to TI Quality Systems Specifications; however, products are tested to a published electrical and mechanical specification.

TMS Definition

Fully-qualified production device.


MicroStar BGA is a trademark of Texas Instruments.



1.2 Revision Identification

The device revision can be determined by the lot trace code marked on the top of the package. The location for the lot trace codes for the PGE and the GGU packages is shown in Figure 1 and Figure 2. The location of other markings may vary per device.

Figure 1. Example, Typical Lot Trace Code for TMS320VC5401 (PGE)



Lot Trace Code	Silicon Revision	Comments
E (second letter in prefix is E)	Initial Silicon	

Figure 2. Example, Typical Lot Trace Code for TMS320VC5401 (GGU)



NOTE: Qualified devices in the PGE package are marked with the letters "TMS" at the beginning of the device name, while nonqualified devices in the PGE package are marked with the letters "TMX" or "TMP" at the beginning of the device name. Similarly, qualified devices in the GGU package are marked with the letters "DV" at the beginning of the device name, and nonqualified devices in the GGU package are marked with the letters "XDV" or "PDV" at the beginning of the device name.



2 Known Design Marginality/Exceptions to Functional Specifications

Table 1. Summary of Exceptions

Description	Revision Affected	Page
Round (RND) Instruction Clears Pending Interrupts	Initial Silicon	5
NMI	Initial Silicon	5
Far Branches/Calls/Interrupts from Active Repeat Blocks (BRAF)	Initial Silicon	6
HPI Hint	Initial Silicon	6
DMPREC	Initial Silicon	7

Advisory Round (RND) Instruction Clears Pending Interrupts

Revision(s) Affected: Initial Silicon

Details: The round (RND) instruction opcode is decoded incorrectly and will write to the interrupt flag

register (IFR) with the data from the data write bus (E bus). Therefore, it could cause the

pending interrupt to be missed.

Workaround: Replace the RND instruction with an ADD instruction as follows:

For this instruction ... Use ...

RND src[,dst] ADD #1,15,src[,dst]

Advisory

Revision(s) Affected: Initial Silicon

Details: An NMI can be ignored if the internal CPU interrupt logic is not adequately prepared.

Workaround: Avoid generating an NMI during the time when other interrupts are being serviced.

Alternatively, use one of the other external interrupts, appropriately enabled, to serve the NMI

function.



ΔG	visor	٠,
7=10	VISOR	w

Far Branches/Calls/Interrupts from Active Repeat Blocks (BRAF)

Revision(s) Affected:

Initial Silicon

Details:

When a block repeat is interrupted by a far call, far branch, or interrupt to another page; and a program memory address in the called routine happens to have the same lower 16 bits as the block-repeat end address (REA), a branch to the 16-bit block-repeat start address (RSA) is executed on the current page until the block-repeat counter decrements to 0. The XPC is ignored during these occurrences.

Workaround:

Use one of the following workarounds:

1. If the called routine must be on a different page and has a program memory address that has the same lower 16 bits as the REA, save ST1 and clear the BRAF in the vector table before entering the called routine with the following two instructions:

PSHM ST1 RSBX BRAF

Then, restore ST1 before returning from the called routine. In the case of an interrupt service routine, these two instructions can be included in the delay slots following a delayed-branch instruction (BD) at the interrupt vector location. Then, the ST1 is restored before returning from the routine. With this method, BRAF is always inactive while in the called routine. If BRAF was not active at the time of the call, the RSBX BRAF has no effect.

- Put the called routine on the same page as the interruptible block-repeat code. This can
 be achieved automatically by placing the interrupt vector table and the interrupt service
 routines or other called routines on the overlay pages. If this approach is used, far
 branches/calls are not necessary and the bug is completely avoided.
- 3. Avoid putting the called routine on other pages where a program memory address has the same lower 16 bits as the REA.
- 4. Use the BANZ instruction as a substitute for the block repeat.

Advisory

HPI Hint

Revision(s) Affected:

Initial Silicon

Details:

The HPI will become locked up, with HRDY stuck low, if both the host processor and the 5401 CPU write a one (1) to HINT at the same time.

Workaround:

Do not perform redundant operations to the HINT bit. Both the HOST and the CPU should check to see if HINT is set before trying to write a one (1) to this bit.

For	IF	Then
the HOST	HINT is <i>not</i> set	Do not try to clear HINT by writing a one (1) to it, because the CPU may try to set it.
the CPU	HINT is <i>already</i> set	Do not try to set HINT again by writing a one (1) to it, since the HOST may try to clear it.



Advisory DMPREC

Revision(s) Affected:

Initial Silicon

Details:

When updating the DE bits of the DMPREC register while one or more DMA channel transfers are in progress, it is possible for the write to the DMPREC to cause an additional transfer on one of the active channels.

The problem occurs when an active channel completes a transfer at the same time that the user updates the DMPREC register. When the transfer completes, the DMA logic attempts to clear the DE bit corresponding to the complete channel transfer, but the register is instead updated with the CPU write (usually an ORM instruction) which can set the bit and cause an additional transfer on the channel. Refer to the example below for further clarification:

Example:

DMPREC value = 00C1h, corresponding to the following channel activity:

Channel 0 – enabled and running.	(DE0 = 1)
Channel 1 – disabled.	(DE1 = 0)
Channel 2 – disabled.	(DE2 = 0)
Channel 3 – disabled.	(DE3 = 0)
Channel 4 – disabled.	(DE4 = 0)
Channel 5 – disabled.	(DE5 = 0)

If the following conditions occur simultaneously:

Channel 0 transfer completes and DMA logic clears DE0 internally.

User code attempts to enable another channel (e.g. ORM #2, DMPREC)

The user code will re-enable channel 0 (DMPREC value written = 00C3h), and an additional, unintended transfer will begin on channel 0.

Workaround:

There are a few use conditions under which this problem does not occur. If all active DMA channels are configured in ABU mode or in auto initialization mode, then the problem does not occur because the channels remain enabled until they are disabled by user code. The problem is also avoided in applications that use only one DMA channel at a time.

Systems that use multiple DMA channels simultaneously in multiframe mode, without autoinitialization are most likely to have this problem. In such systems one of the following methods can be used to avoid the problem:

- 1. Always wait for all channels to complete existing transfers before re-enabling any channels, and always enable all channels at the same time. Or,
- 2. Before enabling a channel, check the progress of any on-going transfers by reading the element and frame counts of each active channel. If any active channel is within two element transfers of completing a block transfer, then wait until the active channel completes the block transfer before writing to the DMPREC register. Otherwise, if all active channels have more than two element transfers left in a block transfer, it is safe to update the DMPREC register.



3 Documentation Support

For device-specific data sheets and related documentation, visit the TI web site at: http://www.ti.com.

To access documentation on the web site:

- 3. Go to http://www.ti.com
- 4. Open the "Products" dialog box and select "Digital Signal Processors"
- 5. Scroll to "C54X™ DSP Generation" and click on "DEVICE INFORMATION"
- 6. Click on a device name and then click on the documentation type you prefer.

For further information regarding the TMS320VC5401, please refer to:

- TMS320VC5401 Fixed-Point Digital Signal Processor data sheet, literature number SPRS153
- TMS320C54x™ DSP Functional Overview, literature number SPRU307

The five-volume TMS320C54x DSP Reference Set, literature number SPRU210, consisting of:

- Volume 1: CPU and Peripherals, literature number SPRU131
- Volume 2: Mnemonic Instruction Set, literature number SPRU172
- Volume 3: Algebraic Instruction Set, literature number SPRU179
- Volume 4: Applications Guide, literature number SPRU173
- Volume 5: Enhanced Peripherals, literature number SPRU302

The reference set describes in detail the TMS320C54x[™] DSP products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320[™] DSP family of devices.

TMS320C54x, C54x, and TMS320 are trademarks of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265