LMKDB1120 Evaluation Module



Description

The LMKDB1120 Evaluation Module (EVM) is designed to provide a quick setup to evaluate the LMKDB1120 LP-HCSL buffer that supports PCIe Gen 1 to Gen 6 and is DB2000QL compliant. The printed circuit board (PCB) contains several jumpers and a USB connection to enable the LMKDB1120 with desired user programming and setup. The evaluation module provides flexibility for compliance testing, system prototyping and performance evaluation of LMKDB1120 device.

Features

- PCIe Gen 1 to Gen 6 and DB2000QL compliant buffer
- · External and USB power supply options
- Programmablity through <u>TICS Pro Software GUI</u> graphical user interface (GUI)
- On-board input / output expander for output enable / disable through pin controls

Applications

- · High performance computing
- · Server motherboard
- NIC/SmartNIC
- · Hardware accelerator



LMKDB1120 EVM Default Settings



1 Evaluation Module Overview

1.1 Introduction

The EVM can be configured through an on-board USB microcontroller (MCU) interface using a PC with <u>TI's TICS Pro Software GUI</u>. TICS Pro can also be used to import / export register data for flexible programming of device. Input and outputs of LMKDB1120 can be interfaced with external system for evaluating compatibility and performance through a coaxial cable. On-board LDOs give users an option to use the USB as power supply to minimize the number of test equipment needed. Side Band Interface (SBI) header pins can be used to daisy chain or control the outputs of LMKDB1120 for fast switching.

1.2 Kit Contents

LMKDB1120EVM box contains:

- One LMKDB1120EVM board (DC244A).
- 3-ft. mini-USB cable (MPN 3021003-03).

1.3 Specification

Some of key specifications for LMKDB1120 device and EVM are noted in the table below.

148.0	Table 1 II IIII 125 1120 110y 1 arameter					
Parameter	Value					
Ambient temperature	-40 to 105 °C					
Power supply	1.8 V ± 10%, 3.3 V ± 10%					
Operating frequency	1 MHz to 400 MHz. ("Automatic output disable, AOD" disabled)					
Operating frequency	25 MHz to 400 MHz. ("Automatic output disable, AOD" enabled)					
Output format	LP-HCSL					

Table 1-1. LMKDB1120 Key Parameters

1.4 Device Information

The LMKDB1120 is a high performance LP-HCSL buffer that supports PCIe Gen 1 to Gen 6 and is DB2000QL compliant. LMKDB1120 has extremely low additive jitter, fail safe inputs, flexible power-up sequence, individual output enable pins, loss of input signal detection, 3-wire or 4-wire SBI and SMBUs interface. The EVM has integrated LDOs for excellent power supply noise suppression with operating supply voltage of 3.3-V.

www.ti.com Hardware

2 Hardware

2.1 EVM Quick Start

Table 2-1 describes the default jumper configuration for the EVM to power the device from an on-board 3.3-V LDO with USB supply option. Configure the EVM as specified in the table for initial bring up. The EVM can also be configured to external power supply by changing the position of jumper JP17 as described in Table 2-1.

Table 2-1. Default Jumper Configuration

Category	Reference Designator	Position	Description
	J5	1-2	Connect USB or external supply to VDDA of chip.
	J6	1-2	Connect USB or external supply to output bank and digital supply of the chip (VDD).
Power	J7	1-2	Connect USB or external supply to IO pins on board (VDD_IO).
	JP17	2-3	Choose between USB power supply and external. Current configuration is for USB option. To change to external supply, change jumper position to 1-2.
	JP1, JP5, JP9, JP13, JP18	2-3	Pull down to GND to enable output (OE#0, OE#4, OE#8, OE#12, OE#16) with pin control option.
Output Enable Control Pins	JP2, JP3, JP4, JP6, JP7, JP8, JP10, JP11, JP11, J12, JP14, JP15, JP16, JP19, JP20, JP21	-	Not populated on the EVM. If additional outputs are needed, these jumpers need to be soldered onto the EVM, as well as their respective output edge SMA headers.
SMBus Address Control Pins	JP25, JP26	-	Refer to Table 2-7 or selecting SMBus address.
	JP23, JP24	1-2	TCA Reset and CLKPWRGD_PD# pulled high.
Digital Pins	JP22	1-3	SBEN pin = GND
9	J49	-	SN74LVC125 buffer enable control pin. Default pull down to GND.

2.1.1 Hardware Setup

Figure 1-1 shows default jumper configuration for the EVM. Make sure to adjust the jumpers as shown for initial boot-up using USB power supply option.

To begin using the LMKDB1120EVM, follow the steps below.

- 1. Verify the EVM default jumper as described in the Table 2-1 and Figure 1-1.
- 2. Connect the USB cable to USB port at J51.
- 3. Connect 100 MHz reference clock to CLKIN_P/N. Refer to Figure 2-1 for different input reference configurations.

2.1.2 Measure

Measurements can now be made on the clock outputs using an oscilloscope or a phase noise analyzer.

2.2 Device Operation Modes

The LMKDB1120 can be configured to start up in one of two modes during power-on/reset (POR). SBEN enable pin determines the mode of operation during power supply ramp up. Below are both of the modes for the device:

- 1. **SMBus Mode Only** (EVM default): When SBEN pin is set to low during power up. SBI interface is disabled and output enable (OE) control is only accessible through the SMBus and OE control pins.
- 2. **SBI Mode**: When SBEN pin is set to high during power up. SBI interface is enabled and outputs can be controlled through SBI interface as well as SMBus and OE control pins.

Hardware www.ti.com

2.3 EVM Configuration

The LMKDB1120EVM can be configured for multiple modes using on board MCU and external power supply options. The following sections describes power, logic, clock input, and output interfaces on the EVM as well as to setup and configure the EVM in those modes.

Some of the key components and their reference designator are noted in

Table 2-2. Key Components Reference Designator and Descriptions

Item No.	Reference Designators	Description
1	U1A	LMKDB1120
2A	J4	External VDD option through a SMA Port.
2B	JP17	Jumper header to select between external or on-board 3.3 V USB supply option.
3	J2, J3	SMA Ports for Clock Input (CLKIN_P, CLKIN_N).
4	J8 to J47	SMA Ports for Clock Outputs (CLKXX_P, CLKXX_N).
5	JP25, JP26	SADR0_tri and SADR1_tri jumper header option to select different address as defined in Table 2-7.
6	JP22	SBEN pin header jumper to enable or disable SBI interface during power-up.
7	JP23	TCA_RESET pin header jumper for Input / Output (IO) Expander. TCA_RESET pin header jumper needs to be connected to pull-up for proper operation. Default configuration is set to pull-up.
8	JP24	CLKPWRGD_PD# pin header jumper to enable or disable the LMKDB1120.
11A	J48	SBI Connector header jumper for daisy chain option.
11B	J49	SBI_PRIMARY header jumper option to disable the U3A, U3B, U3C, U3D buffer part on the EVM.
12	U2	USB power option LDO.
13	U3A, U3B, U3C, U3D	Hi-Z buffer part used on SBI lines for daisy chain configuration.
14	U4	MUX part to choose between MCU and IO expander option on OE#5, OE#6, and OE#10 pins.
15	U5	IO Expander used for all OE# pin controls.
16	U8	MSP430F5529IPN MCU.

2.3.1 Power Supply

The LMKDB1120 has VDDA and VDD supply pins that operate from 1.8-V ± 10% and 3.3-V ± 10%.

For 3.3-V supply option, EVM has an on-board LDO which is selected by default to reduce the need for external power supply and operate the EVM using USB cable with a PC.

To use $1.8\text{-V} \pm 10\%$ supply on the EVM, J4 can be used to force external supply voltage. The EVM has two different method of supplying power to the device as listed in Table 2-3.

Table 2-3. EVM Power Modes

EVM Power Mode	Designator	Position	Supply Voltage	Description	
External	J4	External Supply	1.8 V ± 10%, 3.3 V ± 10%	External supply option is	
Literilai	JP17	1-2	1.6 V 1 10%, 3.3 V 1 10%	selected.	
USB	J4	Not Connected	3.3 V ± 10%	USB 3.3 V supply option is	
USB	JP17	2-3	1 3.3 V ± 10%	selected.	

www.ti.com Hardware

2.3.2 Logic Input and Outputs

The logic input and output pins on LMKDB1120 provides option for selecting different device modes, output enable / disable control, loss of signal (LOS) detection and different device address selection. The following section describes function of different input and output logic pins. Voltage levels for input pins can be set through TICS Pro GUI or using on-board jumper as specified in Table 2-2.

Table 2-4. Device Start-Up Modes

SBEN_EN Input Level	Start-up Mode	
Low	SBI disabled	
High	SBI enabled	

Table 2-5. Output Enable Pin Control

OE0# to OE19# INPUT LEVEL	OUTPUT STATUS	
Low	Enabled	
High	Disabled	

Table 2-6. Loss of Signal Detection (LOS)

LOSb OUTPUT LEVEL (Status pin)	LOS STATUS	
Low	Detected	
High	Not detected	

Table 2-7. SMBus Address Decode

Address	Selection		Binary Value					Hex Value			
SADR1_t ri	SADR0_t ri	7	6	5	4	3	2	1	Rd/Wrt	Without Rd/Wrt	With Rd/Wrt
	0	1	1	0	1	1	0	0	0	6C	D8
0	М	1	1	0	1	1	0	1	0	6D	DA
	1	1	1	0	1	1	1	1	0	6F	DE
	0	1	1	0	0	0	0	1	0	61	C2
M	М	1	1	0	0	0	1	0	0	62	C4
	1	1	1	0	0	0	1	1	0	63	C6
	0	1	1	0	0	1	0	1	0	65	CA
1	М	1	1	0	0	1	1	0	0	66	CC
	1	1	1	0	0	1	1	1	0	67	CE

Note

SMBus address for the device is Bits[7:1]. Often Rd/Wrt bit is included in the hex value depending on the different vendors. *With Rd/Wrt* column shows hex value when Rd/Wrt value is considered 0, while *Without Rd/Wrt* is the SMBus address.

Hardware Very INSTRUMENTS

www.ti.com

2.3.3 Clock Input

LMKDB1120 can support different input interfaces depending on the input swing and common mode voltage. There are four input interfaces type that can be configured on LMKDB1120 using external components and internal termination schemes as shown in Figure 2-1. If using signal generator, then make sure to populate R34 with a $100-\Omega$ resistor or use internal / external $50-\Omega$ termination to ground.

- 1. DC Coupled HCSL / LP HCSL Input
- 2. DC Coupled LVDS Input
- 3. External AC Coupled Input
- 4. Internal $50-\Omega$ to ground terminations. Table 2-8 outlines how to setup all different interfaces supported by LMKDB1120.




Figure 2-1. Input Interfaces

Table 2-8. Input Interfaces

Input Interface	Configuration
DC coupled HCSL / LPHCSL	This is default EVM and device configuration. R33 and R37 values are $\textbf{0-}\Omega$ and \textbf{Input} Interface Type on Input page is selected to DC Coupled.
DC coupled LVDS input	Populate $R34$ with a 100-Ω resistor and set <i>Input Interface Type</i> on <i>Input</i> page to <i>DC Coupled</i> .
External AC coupled input	Replace R33 and R37 with 0.1-uF capacitor and set <i>Input Interface Type</i> on <i>Input</i> page to AC Coupled.
Internal termination	To enable internal $50-\Omega$ to ground terminations. Set the <i>Input Termination</i> on <i>Input</i> page to <i>Enabled</i> .

www.ti.com Hardware

2.3.4 Clock Outputs

LMKDB1120 have 20 differential clock outputs (CLK[0:19]_P/N).

All the outputs are DC coupled with a capacitive load of 2-pF. CLK0_P/N, CLK4_P/N, CLK8_P/N, CLK12_P/N and CLK16_P/N have SMA ports populated on the EVM for measurements. To evaluate other outputs, SMA ports needs to be soldered to connect outputs to a measurement instrument.

WARNING

Do not directly connect DC-coupled clocks to RF equipment, which cannot accept DC voltage greater than 0-V, such as spectrum analyzers and phase noise analyzers.

2.3.5 Status Outputs, LEDs, and Test Points

LMKDB1120EVM have status output signal from LMKDB1120, LEDs and test points to monitor signal voltage and supply voltage on the board. Table 2-9 summarizes all the status signals and test points on the board.

Table 2-9. Status Output, LEDs and Test Points

Function / Test Signal	Status Pin / LED Designator	Description
	TP1	Test point to monitor LOSb status.
LOSb	D1	LED status light for LOSb detection.
	J1	SMA Port for SBI OUT pin.
	TP2	Additional test point for SBI OUT pin.
SBI OUT	J48	Jumper header for SBI OUT, SBI_IN, SBI_DATA, and SHFT_LD# pins to connect all signals needed for daisy chain in one place.
VDDA	D2	LED status light for VDDA supply pin.
VDDA	TP6	Test point for VDDA supply pins.
VDD	D3	LED status light for VDD supply pins.
VDD	TP5	Test point for VDD supply pins.
VDD_MAIN	TP7	Test Point to measure the VDD supply selected from USB option or external option through JP17.
GND	TP3, TP4	Test points for GND reference on the board.
USB LED	D6	USB LED status light to verify USB2ANY communication to board.
U2A 3V3	D4	USB2ANY LDO supply status LED.
02A_3V3	TP8	Test point for USB2ANY LDO supply pin.

INSTRUMENTS Software www.ti.com

3 Software

3.1 Software Installation

3.1.1 Software Setup

- If not already installed, then install TICS Pro software from TI website: TICS Pro Software GUI.
- Start TICS Pro software. 2.
- Select the LMKDB1108 profile from Select Device → Clock Distribution with Divider → LMKDB1108.
- Confirm communication with the board as follows:
 - a. Click USB Communication from the menu bar.
 - b. Click *Interface* to launch the *Communication Setup* pop-up window.
 - c. Confirm following field the *Communication Setup* pop-up window:
 - Make sure USB2ANY is selected as the interface.
 - In case of multiple USB2ANY, select desired interface. If a USB2ANY is currently in use in another TICS Pro, then the user must release that interface by changing the interface setting to *DemoMode*.
 - iii. Click Identify to blink LED shown in Figure 3-1. After clicking the Identify button, the LED flashes quickly at about 0.5 second on, 0.5 second off for about 5 seconds. This confirms the connection to the board. However, be aware that USB2ANY devices connected to the PC, but not attached to a TICS Pro instance, can blink at a slow rate of 1 second on, 1 second off continuously.
 - d. Confirm all the fields match the ones shown in Figure 3-2.




Figure 3-1. USB LED

www.ti.com Software




Figure 3-2. Communication Setup

3.1.2 Program and Setup

By default LMKDB1120 and GUI is started with default configuration. When using the on-board USB supply option, the following steps avoid any improper power up sequence issue when plugging in the USB cable to board.

- 1. After all the steps above, toggle the *USB 3V3 Supply* pin to *Low* → *High* for power reset. This step is not necessary but recommended if there are any issue with the read back or improper start up on EVM.
- 2. Click on Scan Bus in the Communication Setup window to find and update device address.
- 3. Click on Read All Regs to update the register readback from the device.

INSTRUMENTS Software www.ti.com

3.2 TICS Pro LMKDB1120 Software

LMKDB1120 TICS Pro GUI provides full functionality to interact with the device through SMBus, SBI, and OE pin option to interact with the device. TI recommends to use GUI interface while evaluating LMKDB1120EVM to fully utilize all the functionalities of the EVM. The GUI interface consists of User Controls and Raw Register page to write directly into each register bit or field values. The GUI interface also has *Input*, *Device Info*, and Output pages, which can be used to evaluate functions available on the device. The following sections describe the details of each page.

3.2.1 Input

The input page provides access to configure different input modes and read back live status for loss of signal (LOSb) as shown in Figure 3-3.




Figure 3-3. Input Interface

3.2.1.1 Input Interface Type

The input interface type can be configured as AC Coupled or DC coupled. AC coupled option provides internal bias for the input clock.

3.2.1.2 Input Termination

Internal 50- to ground terminations can be enabled or disabled using the Input Termination drop-down menu.

3.2.1.3 Automatic Output Disable (AOD)

Automatic Output Disable (AOD) can be enabled or disabled using this control. AOD is enabled by default on LMKDB1120. AOD disables the outputs in low when there is a loss of signal (LOS) detected on the input. When AOD is disabled, outputs follow the input clock in DC state.

www.ti.com Software

3.2.1.4 LOS Event

LOS Event Status gives information when there is loss of signal event that occurs and can be cleared by writing 1.

3.2.1.5 LOS Readback

LOS Readback provides live status of loss of signal detection.

3.2.2 Device Info

The Device Info page contains three different sections and LMKDB1120EVM information.

This section contains following information related to device which can be read back using *Read Device Info* button.

- 1. Vendor ID
- 2. Device ID
- 3. Rev ID




Figure 3-4. Device Info

3.2.2.1 EVM Setup

EVM setup has key pins to configure device. The tables below outlines usage of each pin option.

Pin Level

Low

LMKDB1120 power down mode.

High

LMKDB1120 normal operation mode (default).

When Hi-Z is selected, on-board header jumper can be used to force external voltages on the pin.

Table 3-1. CLKPWRGD_PD#

Table 3-2. SBEN MUX

Pin Level	Function			
Low	SBEN MUX (U4) configured to OE option for pin OE5#, OE6# and OE10# through IO expander (default).			
High	SBEN MUX (U4) switches to USB2ANY MCU for SBI_IN, SBI_DATA, and SHFT_LD#. SBI becomes available after power reset in this setting on the device. Output page have <i>Enable SBI Control</i> button to configure all the setting automatically.			
Hi-Z	When Hi-Z is selected, on-board header jumper can be used to force external voltages on the pin.			

3.2.2.2 SMBus

SMBus

Byte counter value determines the number of register readback during block read operation.

3.2.3 Output

The output page in TICS Pro has controls for clock outputs through SMBus, OE pins, and SBI.




Figure 3-5. Output Enable Controls

3.2.3.1 SMBus

SMBus can be used to control following parameters on the outputs:

- Global Output Amplitude: To program output VOD from 600 mV to 975 mV with a step size of 25 mV.
- SMBus Output Control: To enable or disable CLK0 to CLK19 through register bits.
- Output Slew Rate Control: To program slow and fast setting for output slew rate.
- SBI Mask Register: To enable or disable SBI mask bits. When mask bit is enabled, output is controlled through SMBus and SBI control does not have any affect on the output. This is used when critical outputs needs to stay on.
- OE# Pin Readback: To read status of OE# pins.

www.ti.com Software

3.2.3.2 OE Pin Control

LMKDB1120EVM has on-board IO expander to provide output enable and disable controls for OE# pins. Low and high voltage levels can be set on all the pins using GUI without needing on-board headers. If on-board headers are used, then set all the OE# pins to Hi-Z using the *All Hi-Z* button under the OE Pin Control on output page.

3.2.3.3 Side Band Interface (SBI)

Side band interface can be evaluated using controls available on the output page. There are two methods that can be used to enable SBI on the LMKDB1120.

- 1. Automated: When using on-board USB power supply option on the EVM, clicking once on the *Enable SBI Control* button configures the LMKDB1120 into SBI mode.
- 2. Manual: This method requires to set the *Set Pin SBEN* to *High* followed with a power cycle on the board. This is needed when using external supply option or when not using the *Enable SBI Control* button. SBI is enabled on LMKDB1120 after the restart.

After using any of the method above, press *Read SBEN* to verify status of SBI mode on the device. Use check boxes for CLK0 to CLK19 to enable (checked) or disable (unchecked) the desired outputs. Once selected, click on *SBI Latch Enable* to load data into shift register.

Implementation Results www.ti.com

4 Implementation Results

4.1 Typical Phase Noise Characteristic

Figure 4-1 show the typical phase noise performance for 156.25 MHz reference clock input using a SMA100B.

LMKDB1120EVM was configured in cascaded mode to get these measurements:

- 1. SMA100B → LMKDB1120EVM input. Then, LMKDB1120EVM to secondary LMKDB1120 EVM. This was done to get good slew rate at the input. Other methods like a clipping circuit can be used to get a desired slew rate and square wave form from the SMA100B.
- 2. Outputs phase noise is measured through a Balun to convert the differential waveform from the LMKDB1120 into a single-ended waveform for a phase noise analyzer.

As shown below in Figure 4-1, reference input jitter is 36.7 fs. As shown in Figure 4-2, measured jitter on the output of LMKDB1120 is 43.7 fs. Calculated typical additive jitter is about 24 fs for the LMKDB1120.




Figure 4-1. Reference Clock Input Phase Noise




Figure 4-2. LMKDB1120 Output Clock Phase Noise



5 Hardware Design Files

5.1 Schematics




Figure 5-1. Power Supply (External and USB option)






Figure 5-2. LMKDB1120 Device and CLKIN_P/N Reference




Figure 5-3. Clock Outputs CLK0 to CLK7






Figure 5-4. Clock Outputs CLK8 to CLK15




Figure 5-5. Clock Outputs CLK16 to CLK19





Figure 5-6. Output Enable Pins (OE#)

18 LMKDB1120 Evaluation Module SNAU298 – OCTOBER 2023 Submit Document Feedback









Figure 5-7. Logic I/O Jumpers





FROM IO Page TO DUT Page



Figure 5-8. Status LEDs and Test Points






Figure 5-9. USB Schematic




Figure 5-10. I/O Expander, MUX and Buffer used for SBI and OE pin Control



5.2 PCB Layouts

Layer Stackup:

1	Mana	M-+1	Thicker	C+	Desired Lavier Charle
Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0.80mil	3.5	
1	Top Layer	Copper	2.10mil		
	Dielectric 1	FR-4 High Tg	6.00mil	4.2	
2	GND 1	Copper	1.40mil		
	Dielectric 2	FR-4 High Tg	10.00mil	4.2	
3	Signal 1	Copper	1.40mil		
	Dielectric 3	FR-4 High Tg	18.60mil	4.2	
4	PWR	Copper	1.40mil		
	Dielectric 4	FR-4 High Tg	10.00mil	4.2	
5	GND 2	Copper	1.40mil		
	Dielectric 5	FR-4 High Tg	6.00mil	4.2	
6	Bottom Layer	Copper	2.10mil		
	Bottom Solder	Solder Resist	0.80mil	3.5	
	Bottom Overlay				

Figure 5-11. Layer Stackup




Figure 5-12. Top Layer (CLKIN / CLKOUT Signals)






Figure 5-13. Bottom Layer




Figure 5-14. Signal 1 Layer






Figure 5-15. PWR Layer




Figure 5-16. GND 1 Layer






Figure 5-17. GND 2 Layer

Hardware Design Files Vwww.ti.com

5.3 Bill of Materials (BOM)

Table 5-1. Bill of Materials

Table 3-1. Bill Of Materials							
Qty	Value	Description	Package Reference	Part Number	Manufacturer		
2	33 pF	CAP, CERM, 33 pF, 100 V, +/- 5%, C0G/NP0, 0603	603	06031A330JAT2A	AVX		
6	0.1uF	CAP, CERM, 0.1 uF, 16 V, +/- 10%, X7R, 0402	402	0402YC104KAT2A	AVX		
3	10uF	CAP, CERM, 10 μF, 16 V,+/- 20%, X6S, 0603	603	GRM188C81C106MA7 3D	MuRata		
40	2 pF	Ceramic Capacitor 2 pF ±0.1pF 25 V C0G 0201 (0603 Metric)	201	GJM0335C1E2R0BB0 1D	Murata		
2	1uF	CAP, CERM, 1 µF, 25 V,+/- 20%, X7R, AEC-Q200 Grade 1, 0603	603	CGA3E1X7R1E105M0 80AC	TDK		
4	0.1uF	CAP, CERM, 0.1 uF, 50 V, +/- 20%, X7R, 0805	805	08055C104MAT2A	AVX		
8	0.1uF	CAP, CERM, 0.1 uF, 16 V, +/- 5%, X7R, 0603	603	C0603C104J4RACTU	Kemet		
1	0.47uF	CAP, CERM, 0.47 μF, 6.3 V,+/- 10%, X7R, 0603	603	0603B474K6R3CT	Walsin		
2	220 pF	CAP, CERM, 220 pF, 50 V, +/- 1%, C0G/NP0, 0603	603	06035A221FAT2A	AVX		
1	2200 pF	CAP, CERM, 2200 pF, 50 V, +/- 10%, X7R, 0603	603	C0603C222K5RACTU	Kemet		
2	30 pF	CAP, CERM, 30 pF, 50 V, +/- 5%, C0G/NP0, 0603	603	06035A300JAT2A	AVX		
1	4.7uF	CAP, CERM, 4.7 μF, 50 V,+/- 10%, X7R, 1206	1206	C3216X7R1H475K160 AE	TDK		
1	0.01uF	CAP, CERM, 0.01 uF, 50 V, +/- 5%, X7R, 0603	603	C0603C103J5RACTU	Kemet		
2	10uF	CAP, CERM, 10 uF, 10 V, +/- 20%, X6S, 0603	603	GRM188C81A106MA7 3D	MuRata		
1	22 µF	Multilayer Ceramic Capacitor 22uF 6.3V X6S 20% SMD 0805 T/R	805	JMK212BC6226MG-T	Taiyo Yuden		
1	Green	LED, Green, SMD	1206	CTL1206FGR2T	Venkel		
3	Red	LED, Red, SMD	Red 0805 LED	LTST-C170KRKT	Lite-On		
1	Green	LED, Green, SMD	1.6x0.8x0.8mm	LTST-C190GKT	Lite-On		
1	30 V	Diode, Schottky, 30 V, 0.2 A, SOT-23	SOT-23	BAT54-7-F	Diodes Inc.		
1	7.5V	Diode, Zener, 7.5 V, 500 mW, SOD-123	SOD-123	MMSZ4693T1G	ON Semiconductor		
4		Machine Screw, Round, #4-40 x 1/4, Nylon, Philips panhead	Screw	NY PMS 440 0025 PH	B&F Fastener Supply		
	2 6 3 40 2 4 8 1 1 2 1 1 3 1 1 1 1 1	2 33 pF 6 0.1uF 3 10uF 40 2 pF 2 1uF 4 0.1uF 8 0.1uF 1 0.47uF 2 220 pF 1 2200 pF 1 2200 pF 2 30 pF 1 4.7uF 1 0.01uF 2 10uF 1 22 μF 1 Green 3 Red 1 Green 1 30 V 1 7.5V	2 33 pF CAP, CERM, 33 pF, 100 V, +/- 5%, COG/NPO, 0603 6 0.1uF CAP, CERM, 0.1 uF, 16 V, +/- 10%, X7R, 0402 3 10uF CAP, CERM, 10 μF, 16 V, +/- 20%, X6S, 0603 40 2 pF Ceramic Capacitor 2 pF ±0.1pF 25 V COG 0201 (0603 Metric) 2 N.1uF CAP, CERM, 0.1 uF, 50 V, +/- 20%, X7R, 0805 8 0.1uF CAP, CERM, 0.1 uF, 16 V, +/- 5%, X7R, 0603 1 0.47uF CAP, CERM, 0.1 uF, 16 V, +/- 10%, X7R, 0603 2 220 pF CAP, CERM, 0.47 μF, 6.3 V, +/- 10%, X7R, 0603 2 220 pF CAP, CERM, 220 pF, 50 V, +/- 1%, COG/NPO, 0603 1 2200 pF CAP, CERM, 220 pF, 50 V, +/- 1%, COG/NPO, 0603 1 4.7uF CAP, CERM, 4.7 μF, 50 V, +/- 5%, COG/NPO, 0603 1 4.7uF CAP, CERM, 4.7 μF, 50 V, +/- 5%, COG/NPO, 0603 1 4.7uF CAP, CERM, 0.01 uF, 50 V, +/- 5%, COG/NPO, 0603 1 4.7uF CAP, CERM, 0.01 uF, 50 V, +/- 5%, X7R, 0603 2 10uF CAP, CERM, 10 uF, 10 V, +/- 20%, X6S, 0603 1 22 μF Multilayer Ceramic Capacitor 22 μF G.3V X6S 20% SMD 0805 T/R 1 Green LED, Green, SMD 2 Diode, Schottky, 30 V, 0.2 A, SOT-23 4 Machine Screw, Round, #4-40	CAP, CERM, 33 pF, 100 V, +/- 5%, COG/NPO, 0603	CAP, CERM, 33 pF, 100 V, +/- 5%, COG/NPO, 0603 06031A330JAT2A		

www.ti.com Hardware Design Files

Table 5-1. Bill of Materials (continued)

			Table 5-1. Bill of Mate	riais (continued	1)	
Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer
H5, H6, H7, H8	4		Standoff, Hex, 0.5"L #4-40 Nylon	Standoff	1902C	Keystone
J2, J3, J4, J8, J12, J16, J20, J24, J28, J32, J36, J40, J44	13		CONN SMA JACK STR EDGE MNT	CONN_JACK	CON-SMA-EDGE-S	RF Solutions Ltd.
J5, J6, J7, J49	4		Header, 100mil, 2x1, Gold, TH	Header, 2x1, 100mil	5-146261-1	TE Connectivity
J48	1		Header, 2.54mm, 5x1, Gold, TH	Header, 2.54mm, 5x1, TH	61300511121	Wurth Elektronik
J51	1		Connector, Receptacle, USB Mini B 2.0, SMT	Connector, Receptacle, USB Mini B 2.0, 5 Position, SMT	65100516121	Wurth Elektronik
JP1, JP5, JP9, JP13, JP17, JP18, JP22, JP23, JP24, JP25, JP26	11		Header, 100mil, 3x1, Gold, TH	3x1 Header	TSW-103-07-G-S	Samtec
L1	1	330 ohm	Ferrite Bead, 330 ohm @ 100 MHz, 2 A, 0805	805	742792037	Wurth Elektronik
L2	1	60 ohm	Ferrite Bead, 60 ohm @ 100 MHz, 3.5 A, 0603	603	MPZ1608S600ATAH0	TDK
LBL1	1		Thermal Transfer Printable Labels, 0.650" W x 0.200" H - 10,000 per roll	PCB Label 0.650 x 0.200 inch	THT-14-423-10	Brady
Q1, Q3	2	25 V	MOSFET, N-CH, 25 V, 0.22 A, SOT-23	SOT-23	FDV301N	Fairchild Semiconductor
Q2	1	50 V	MOSFET, N-CH, 50 V, 0.22 A, SOT-23	SOT-23	BSS138	Fairchild Semiconductor
R1, R5, R8, R12, R14, R16, R18, R20, R22, R24, R26, R28, R31, R35, R39, R41, R43, R45, R47, R50, R99, R100, R107, R108	24	22	RES, 22, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW060322R0JNEA	Vishay-Dale
R2, R6, R9, R10, R13, R15, R17, R19, R21, R23, R25, R27, R29, R32, R36, R40, R42, R44, R46, R48, R51	21	1.00k	RES, 1.00 k, 1%, 0.1 W, 0402	402	ERJ-2RKF1001X	Panasonic
R3, R4, R121, R125, R126, R127, R128, R129, R130, R131, R132, R133, R134, R135, R136, R137, R138, R139, R140, R143, R149, R150, R151, R153, R154, R155, R156, R159, R160, R161, R162, R165	32	0	RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	603	CRCW06030000Z0EA	Vishay-Dale

Hardware Design Files www.ti.com

Table 5-1. Bill of Materials (continued)

Table 5-1. Bill of Materials (continued)							
Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer	
R7, R33, R37, R49, R52, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96	46	0	RES, 0, 5%, .05 W, AEC-Q200 Grade 0, 0201	201	ERJ-1GN0R00C	Panasonic	
R11, R53, R54, R167	4	470	RES, 470, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW0603470RJNEA	Vishay-Dale	
R55	1	2.2	RES, 2.20, 1%, 0.1 W, 0603	603	ERJ-3RQF2R2V	Panasonic	
R97, R103, R116, R123	4	10k	RES, 10 k, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW060310K0JNEA	Vishay-Dale	
R98, R102, R104, R105, R106, R110, R111, R112, R122	9	4.99k	RES, 4.99 k, 1%, 0.063 W, 0402	402	RC0402FR-074K99L	Yageo America	
R120, R124	2	1.00k	RES, 1.00 k, 0.5%, 0.1 W, 0603	603	RT0603DRE071KL	Yageo America	
R146, R171	2	33k	RES, 33 k, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW060333K0JNEA	Vishay-Dale	
R147	1	510	RES, 510, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW0603510RJNEA	Vishay-Dale	
R152	1	100	RES, 100, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW0603100RJNEA	Vishay-Dale	
R157, R158	2	9.1k	RES, 9.1 k, 5%, 0.1 W, 0603	603	RC0603JR-079K1L	Yageo	
R163	1	110k	RES, 110 k, 1%, 0.25 W, 1206	1206	RC1206FR-07110KL	Yageo America	
R164	1	100k	RES, 100 k, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW0603100KJNEA	Vishay-Dale	
R166	1	1.2Meg	RES, 1.2 M, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW06031M20JNE A	Vishay-Dale	
R168	1	1.5k	RES, 1.5 k, 5%, 0.063 W, AEC- Q200 Grade 0, 0402	402	CRCW04021K50JNED	Vishay-Dale	
R169, R170	2	33	RES, 33, 5%, 0.063 W, AEC- Q200 Grade 0, 0402	402	CRCW040233R0JNED	Vishay-Dale	
S1	1		Switch, Tactile, SPST-NO, 0.05A, 12 V, SMT	SW, SPST 6x6 mm	FSM4JSMA	TE Connectivity	
SH-J1, SH-J2, SH-J3, SH-J4, SH-J5, SH-J6, SH-J7, SH-J8, SH-J9, SH-J10, SH-J11, SH-J12, SH-J13, SH-J14, SH-J15	15	1x2	Shunt, 100mil, Gold plated, Black	Shunt	SNT-100-BK-G	Samtec	
TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8	8		Test Point, Miniature, SMT	Test Point, Miniature, SMT	5019	Keystone	

www.ti.com Hardware Design Files

Table 5-1. Bill of Materials (continued)

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer
U1	1		PCIe Gen 1 to Gen 6 Ultra Low Jitter 1:20, LP-HCSL Clock Buffer and Clock MUX, TLGA80	TLGA80	LMKDB1120NPPT	Texas Instruments
U2	1		500-mA, Low IQ, Small Size, Low Dropout Regulator, DQN0004A (X2SON-4)	DQN0004A	TLV75533PDQNR	Texas Instruments
U3	1		Quadruple Bus Buffer Gate With 3-State Outputs, RGY0014A, LARGE T&R	RGY0014A	SN74LVC125ARGYR	Texas Instruments
U4	1		Quadruple 2-Line To 1-Line Data Selector/Multiplexer With 3-State Outputs, RGY0016A (VQFN-16)	RGY0016A	SN74LVC257ARGYR	Texas Instruments
U5	1		Low-Voltage 24-Bit I2C and SMBus I/O Expander, 24 Outputs, 1.65 to 5.5 V, -40 to 85 degC, 32-pin UQFN (RGJ), Green (RoHS & no Sb/Br)	RGJ0032A	TCA6424ARGJR	Texas Instruments
U6	1		Single 2-Input Exclusive-OR Gate, DBV0005A (SOT-23-5)	DBV0005A	SN74LVC1G86DBVR	Texas Instruments
U7	1		150-mA Ultra-Low Noise LDO for RF and Analog Circuits Requires No Bypass Capacitor, NGF0006A (WSON-6)	NGF0006A	LP5900SD-3.3/NOPB	Texas Instruments
U8	1		25 MHz Mixed Signal Microcontroller with 128 KB Flash, 8192 B SRAM and 63 GPIOs, -40 to 85 degC, 80-pin QFP (PN), Green (RoHS & no Sb/Br)	PN0080A	MSP430F5529IPN	Texas Instruments
U9	1		4-Channel ESD Protection Array for High-Speed Data Interfaces, DRY0006A (USON-6)	DRY0006A	TPD4E004DRYR	Texas Instruments
Y1	1		Crystal, 24.000 MHz, 20 pF, SMD	Crystal, 11.4x4.3x3.8mm	ECS-240-20-5PX-TR	ECS Inc.
C9, C11, C15	0	10uF	CAP, CERM, 10 µF, 16 V,+/- 20%, X6S, 0603	603	GRM188C81C106MA7 3D	MuRata
C10, C12, C16	0	1uF	CAP, CERM, 1 µF, 25 V,+/- 20%, X7R, AEC-Q200 Grade 1, 0603	603	CGA3E1X7R1E105M0 80AC	TDK
FID1, FID2, FID3, FID4, FID5, FID6	0		Fiducial mark. There is nothing to buy or mount.	N/A	N/A	N/A
J1	0		Connector, SMA, TH	SMA	142-0701-231	Cinch Connectivity
J9, J10, J11, J13, J14, J15, J17, J18, J19, J21, J22, J23, J25, J26, J27, J29, J30, J31, J33, J34, J35, J37, J38, J39, J41, J42, J43, J45, J46, J47	0		CONN SMA JACK STR EDGE MNT	CONN_JACK	CON-SMA-EDGE-S	RF Solutions Ltd.
J50	0		Header(shrouded), 2.54mm, 15x2, Gold, TH	Header(shrouded), 2.54mm, 15x2, TH	302-S301	On-Shore Technology



Compliance Information www.ti.com

Table 5-1. Bill of Materials (continued)

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer
JP2, JP3, JP4, JP6, JP7, JP8, JP10, JP11, JP12, JP14, JP15, JP16, JP19, JP20, JP21	0		Header, 100mil, 3x1, Gold, TH	3x1 Header	TSW-103-07-G-S	Samtec
R30, R38	0	49.9	49.9 Ohms ±1% 0.05W, 1/20W Chip Resistor 0201 (0603 Metric) Automotive AEC-Q200 Thick Film	201	ERJ-1GNF49R9C	Panasonic Electronic Components
R34	0	100	RES, 100, 5%, 0.05 W, 0201	201	RC0201JR-07100RL	Yageo America
R101, R109, R141, R142	0	10k	RES, 10 k, 5%, 0.1 W, AEC- Q200 Grade 0, 0603	603	CRCW060310K0JNEA	Vishay-Dale
R113, R114, R115, R117, R118, R119, R144, R145, R148	0	0	RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	603	CRCW06030000Z0EA	Vishay-Dale

6 Compliance Information

6.1 Compliance and Certifications

Refer to LMKDB1120EVM EU Declaration of Conformity (DoC).

7 References

For additional information on LMKDB1120, refer to LMKDB1120/1108/1104/1102/1204/1202 PCIe Gen 1 to Gen 6 Ultra Low Jitter 1:20, 1:8, 1:4, 1:2, 2:4, 2:2 LP-HCSL Clock Buffer and Clock MUX

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated