

# TLV320AIC32 WinCE 5.0 Driver

*Data Acquisition Products*

## ABSTRACT

The [TLV320AIC32](#) audio driver has been developed with an I<sup>2</sup>C™ control interface and I<sup>2</sup>S™ audio streaming. The code was tested on an SC32442A Samsung Application processor, running on the Microsoft Windows® CE 5.0 operating system. This application report discusses the I<sup>2</sup>C and I<sup>2</sup>S drivers, including the hardware connection between the [TLV320AIC32EVM](#) and the SC32442A Samsung Application processor platform, the Windows CE 5.0 driver code and structure, and the respective installations.

## Contents

1	Introduction .....	1
2	Connections .....	1
3	Device Driver .....	4
4	Installation .....	10
5	WinCE 5.0 Driver Code .....	12
6	References .....	13

## 1 Introduction

Texas Instruments' TLV320AIC32 (AIC32) audio device is a low-power, high-performance stereo input and stereo output coder/decoder (codec). This device is ideal for portable audio and telephony applications, in which an embedded operating system (OS), such as Windows CE (WinCE), often resides and operates. This application report discusses the driver for the AIC32 codec that was developed to enable users to quickly set up, run, and use the codec device with the WinCE 5.0 OS.

The AIC32 drivers were coded on the standard device driver platform-dependent device (PDD) layer. The PDD layer was further split to have an additional processor-dependent layer (PDL) to make the drivers easy to port into different host processors. See Application Report *TSC2301 WinCE Generic Drivers* ([SLAA187](#), available for download at [www.ti.com](http://www.ti.com)) for details on Windows CE PDD and TI PDL generic drivers.

The WinCE 5.0 driver described in this document was run and tested on a [TLV320AIC32EVM](#) board and a Samsung development platform with the SC32442A application processor.

## 2 Connections

The AIC32 device must be wired and connected to a host processor, where the device driver code is ported and executed. The two buses (or ports) for AIC32 operation are the control bus and the audio data bus. The control bus on the AIC32 is an I<sup>2</sup>C bus. The audio data streams through the I<sup>2</sup>S bus on the AIC32.

Windows is a registered trademark of Microsoft Corporation.  
 I<sup>2</sup>C, I<sup>2</sup>S are trademarks of NXP Semiconductors.  
 All other trademarks are the property of their respective owners.


## Connections

In developing the AIC32 drivers for this application, the TI [AIC32EVM board](#) and the Samsung platform with the SC32442A application processor (see Ref. 4) were used.

On the I<sup>2</sup>C-controlled AIC32, the seven digital signals that are essential for running the audio driver are:

- the I<sup>2</sup>C bus, two wires: SCL and SDA (at J16 or J17 of the AIC33EVM board);
- the main audio codec clock, MCLK (at J17 of the AIC33EVM board); and
- the I<sup>2</sup>S bus, four wires: BCLK, WCLK, SDIN and SDOUT (at J17 of the AIC33EVM board).

[Figure 1](#) shows the wires and connections between the AIC32 and S3C2440A processor for the I<sup>2</sup>C control interface.




**Figure 1. TLV320AIC32 Connections to Samsung SC32440A Processor**

To implement the connection shown in [Figure 1](#), ensure that these jumpers are correctly connected on AIC32EVM board:

- Connect JMP10 between 2 and 3
- Connect JMP3 and JMP4 between 1 and 2
- Connect JMP9 between 1 and 2
- Connect JMP1 between 1 and 2
- Ensure that JMP11, JMP13, JMP14, and JMP15 are open
- Connect JMP12

This jumper configuration enables the internal MIC for recording and the HEADSET JACK for playing data from the codec.

The wiring diagram in [Figure 2](#) describes the wiring details between the S3C2442A43 interface and the AIC32.



**Figure 2. TLV320AIC32EVM Connections to Samsung SMDK2440X Module**

See the [TLV320AIC32EVM User's Guide \(SBAU113\)](#), available for download at [www.ti.com](http://www.ti.com) for the schematic and other details of the EVM board. In [Figure 2](#), the AIC32 is reset from two sources: RSTOUT and via a General Purpose Input/Output (GPIO) pin. Resetting from RSTOUT resets the AIC32 when the Samsung SMDK2442 development platform powers on, putting the AIC32 into a known state. A reset through the GPIO Port B 2 pin is a response to a host processor instruction. Software can issue an active low pulse longer than 10ns in duration on this port pin to reset the AIC32. By setting JMP9 as directed above, we are setting the board up to use the GPIO reset.

### 3 Device Driver

Figure 3 illustrates the locations of the AIC32 audio device driver files for both the SPI and I<sup>2</sup>C control interfaces. The files starting with **Host...** are the processor-dependent code or PDL, such as *HostAudio.C* or *HostI2CComm.H*.




Figure 3. AIC32 WinCE 5.0 Driver Files with I<sup>2</sup>C Control Interface

#### 3.1 I<sup>2</sup>C Interface

The two AIC32 I<sup>2</sup>C bus pins, SCL and SDA, are connected to the GPIO Port E 14 and GPIO Port E 15 of the SMDK2442 processor, respectively. On the host side, the SMDK2442 GPIO, I<sup>2</sup>C, and clock management control registers are used to set up the I<sup>2</sup>C interface to communicate with the AIC32. The *HWInitI2C ()* routine implements this set-up.

##### HWInitI2C ():

```

////////
// Function: void HWInitI2C(BOOL InPowerHandle)
// Purpose: This function must be called from the power handler
// of the respective drivers using this library. This
// function will configure the GPIO pins according to
// the functionality shown in the table below
// Signals Pin# Direction Alternate Function
// SCL GPE14 output 1
// SDA GPE15 output(at init) 1
////////
BOOL HWInitI2C(BOOL InPowerHandle)
{
    UINT8 reg = 0x00;
    RETAILMSG(1,(TEXT("Setup Host GPIO & I2C for an I2C Interface...\r\n")));
    // init I2C control register (disabled I2C unit)
    // enable I2C unit clock (the clock should be enabled first)
    g_pClockRegs->CLKCON |= S3C_CLKEN_I2C;
    // set up GPE
    g_pGPIORegs->GPEDN |= GPE_DN; //0xc000, Pull-up
    disable
    g_pGPIORegs->GPECON |= (GPE14_IIC_SCL | GPE15_IIC_SDA); //Making GPE15=>IICSDA
    , GPE14=>IIC_SCL
    //Enable ACK, Prescaler IICCLK=PCLK/16, Enable interrupt, Transmit clock value Tx
    clock=IICCLK/16
    //e.g. If PCLK 50.7MHz, IICCLK = 3.17MHz, Tx Clock = 0.198MHz
    reg = ICR_ACK | ICR_INTR;
    reg &= ~(ICR_TXCLK);
    reg |= ICR_TXCLKVAL;
    g_pI2CRegs->IICCON = reg;
    g_pI2CRegs->IICADD = 0x10; //2442 slave address
    [7:1]
}
    
```

```

g_pI2CRegs->IICSTAT |= ISR_ENOP; //IIC bus data output
enable(Rx/Tx)
g_pI2CRegs->IICLC = ILCR_FEN | ILCR_SDADLY; // Filter
enable, 15 clocks SDA output delay
DumpRegsI2C();
return(TRUE);
}

```

Two other important I<sup>2</sup>C interface routines are the *HWI2CWriteRegs()* and *HWI2CReadRegs()*. These routines allow the SMDK2442 to write to or read from AIC32 control registers using the I<sup>2</sup>C bus. The I<sup>2</sup>C write and read protocols have been defined (see Figure 5 and Figure 6 of the [TLV320AIC32 data sheet](#)).

### **HWI2CWriteRegs():**

```

// Function: HWI2CWriteRegs Routine
// Purpose: This routine allows the SMDK2442 to write to AIC32
// control register(s) using I2C bus.
// Note: The first byte in bytesBuf is the starting address
// for writing; and the 2nd and on are bytes/contents
// writing to AIC32
/////
BOOL HWI2CWriteRegs(UINT8 *bytesBuf, int bytesCount,
BOOL InPowerHandle)
{
if (!InPowerHandle)
{
UINT8 reg;
iicMod = WR_DATA;
iicPtr = 0;
iicDat[0] = *bytesBuf++; //Putting 1st byte i.e
register address
iicDat[1] = *bytesBuf; //Putting 2nd byte i.e.
actual data
iicDCount = bytesCount;
g_pI2CRegs->IICDS = I2C_WRITE; //Putting AIC32 slave
address (7bit address + 0 'write bit')
reg = g_pI2CRegs->IICSTAT;
reg = (ISR_MTX | ISR_START | ISR_ENOP); //Master transmit mode, START
signal generation, Enable output
g_pI2CRegs->IICSTAT = reg;
/*Clearing the pending bit isn't needed because the pending bit has been
cleared*/
while(iicDCount != -1)
Run_Iic_Poll();
iicMod = POLL_ACK;
while(1)
{
g_pI2CRegs->IICDS = I2C_WRITE;
iicStat = 0x100;
reg = g_pI2CRegs->IICSTAT;
reg = (ISR_MTX | ISR_START | ISR_ENOP);
//Master transmit mode, START signal generation, Enable output
g_pI2CRegs->IICSTAT = reg;
reg = g_pI2CRegs->IICCON;
reg = ICR_ACK | ICR_INTR | ICR_TXCLKVAL;
reg &= ~(ICR_PENINTR);
//Resumes IIC operation.
g_pI2CRegs->IICCON = reg;
while(iicStat==0x100)
Run_Iic_Poll();
if(!(iicStat & 0x1))
break;
//When ACK is received
}
}
}

```

```

g_pI2CRegs->IICSTAT = ~(ISR_STOP); //Stop
MasTx condition
reg = g_pI2CRegs->IICCON;
//Resumes IIC operation.
reg = ICR_ACK | ICR_INTR | ICR_TXCLKVAL;
reg &= ~(ICR_PENINTR);
g_pI2CRegs->IICCON = reg;
Delay(3);
//Wait until stop condition is in effect.
/*Write is completed.*/
return(TRUE);
}
else
{
RETAILMSG(1, (TEXT("HW Tx Error...\r\n")));
return(FALSE);
}
}

```

### HWI2CReadRegs():

```

////////
// Function: HWI2CReadRegs Routine
// Purpose: This routine allows the SDK2442 to read from AIC32
// control register(s) using I2C bus.
// Note: The first byte in bytesBuf is the starting address for
// reading; and the 2nd and on are values reading from AIC32
////////
BOOL HWI2CReadRegs(UINT8 *bytesBuf, INT bytesCount,
BOOL InPowerHandle)
{
if (!InPowerHandle)
{
UINT8 reg;
iicMod = SETRD_ADDR;
iicPtr = 0;
iicDat[0] = *bytesBuf++; //Putting 1st
byte i.e. register address
iicDCount = 1;
g_pI2CRegs->IICDS = I2C_WRITE; //Putting
slave address of aic32 for write mode [7:0]
Delay(1);
reg = g_pI2CRegs->IICSTAT;
reg = (ISR_MTX | ISR_START | ISR_ENOP); //Master transmit
mode, START signal generation, Enable output
g_pI2CRegs->IICSTAT = reg;
/*Clearing the pending bit isn't needed because the pending bit has been
cleared.*/
while(iicDCount!= -1)
Run_Iic_Poll();
iicMod = RD_DATA;
iicPtr = 0;
iicDCount = 1;
g_pI2CRegs->IICDS = I2C_READ; //Putting slave
address of aic32 for read mode[7:1]
Delay(1);
reg = g_pI2CRegs->IICSTAT;
reg = (ISR_MRX | ISR_START | ISR_ENOP);
g_pI2CRegs->IICSTAT = reg; //Mater Rx, Start signal
reg = g_pI2CRegs->IICCON;
reg = ICR_ACK | ICR_INTR | ICR_TXCLKVAL ;
reg &= ~(ICR_PENINTR);
g_pI2CRegs->IICCON = reg; //Resumes IIC operation.
while(iicDCount!= -1)
Run_Iic_Poll();
reg = g_pI2CRegs->IICCON;
reg = ICR_ACK | ICR_INTR | ICR_TXCLKVAL;

```

```

reg &= ~(ICR_PENITR);
g_pI2CRegs->IICCON = reg;
*bytesBuf++ = (UINT8) iicDat[1];
return(TRUE);
}
else
{
RETAILMSG(1, (TEXT("HW Rx Error...\r\n")));
return(FALSE);
}
}

```

### 3.2 Audio Driver

From a hardware standpoint, the AIC32 audio driver must have both I<sup>2</sup>C and I<sup>2</sup>S buses (for audio control and audio data streaming, respectively). The I<sup>2</sup>C bus controls the audio codec operation by writing to the AIC32 audio control registers; the I<sup>2</sup>S bus transfers audio data between the host and the AIC32. Additionally, the AIC32 MCLK pin should receive an external clock that provides the necessary timing for the AIC32 audio delta-sigma ( $\Delta\Sigma$ ) ADC and DAC to operate. MCLK to the AIC32 should be generated from the same source as the I<sup>2</sup>S clocks; that is, MCLK should also run from the host processor, which is the I<sup>2</sup>S master as described in this application report. The AIC32 audio driver was built on the standard audio driver, WaveDev, and is located in the directory *AIC3xWaveDev*.

On the host side, the SMDK2442 GPIO GPE0 to GPE4 pins were used as the I<sup>2</sup>S source, and connected to the AIC32 WCLK, BCLK, MCLK, SDIN and SDOUT pins respectively (see [Figure 1](#)). The GPIO pin GPE2 is programmed as the I<sup>2</sup>S SYSCLK and is connected to MCLK, which is programmed to generate a 16.9344MHz clock. The I<sup>2</sup>S setup was implemented at the routine, *HWEnableI2S()*.

#### HWEnableI2S():

```

//
//-----
// Processor Related Routines Used at AudioPowerOn() and
// AudioPowerOff(),
// which include: PDD_AudioInitialize(),
// PDD_AudioDeinitialize()
// and PDD_AudioPowerHandler().
//-----
//
//
// Function: HWEnableI2S()
//
void HWEnableI2S(void)
{
RETAILMSG(1, (TEXT("+++HWEnableI2S\n")));
RETAILMSG(1, (TEXT("Setup Host GPIO & I2S Interface... \r\n")));
/* Basic Outline: */
/* Configure the GPIO registers and set to I2S mode
// Set up I2S control registers at default condition
/* Enable the CPU clock to the IIS controller */
v_pClockRegs->CLKCON |= IIS_INTERNAL_CLOCK_ENABLE;
/* Set up GPIO to route I2S signals */
//GPE4 - I2SSDO
//GPE3 - I2SSDI
//GPE2 - CDCLK
//GPE1 - I2SSCLK
//GPE0 - I2SLRCK
v_pGPIORegs->GPEDN |= 0x1f; //Disable Pull down Resistors for I2S pins
v_pGPIORegs->GPECON |= 0x2aa; // Select I2S pins
/* configure IIS registers */
//IISCON : Tx DMA REQ Enbl
// Rx DMA REQ Enbl
// Enable IIS Prescaler
// Disable IIS interface (stop)
v_pI2SRegs->IISCON = RECEIVE_DMA_REQUEST_ENABLE |
TRANSMIT_DMA_REQUEST_ENABLE |

```

```

IIS_PRESCALER_ENABLE;
//IISMOD : MPLLIN, IIS Master Mode, Tx and Rx Mode,Low for Left Ch, IIS Format,16
bit per channel,256fs, 32fs - IISCLK
// MASTER_CLOCL_PCLK |
//IIS_TRANSMIT_RECEIVE_MODE |
v_pI2SRegs->IISMOD = MASTER_CLOCL_MPLLIN |
IIS_MASTER_MODE |
ACTIVE_CHANNEL_LEFT |
SERIAL_INTERFACE_IIS_COMPAT |
DATA_16_BITS_PER_CHANNEL |
MASTER_CLOCK_FREQ_384fs |
SERIAL_BIT_CLOCK_FREQ_32fs;
//IISFCON: Tx FIFO:DMA, Rx FIFO: DMA, Enbl Tx FIFO, Enbl Rx FIFO
v_pI2SRegs->IISFCON = ( TRANSMIT_FIFO_ACCESS_DMA |
TRANSMIT_FIFO_ENABLE |
RECEIVE_FIFO_ACCESS_DMA |
RECEIVE_FIFO_ENABLE);
// Clock configuration; Set Prescaler register
//IISPSR
SetI2SClockRate((DWORD)IS2LRCLK_44100); // Set fs = =44.1kHz; Only freq
supported by Hardware
// Enable the I2S clock
v_pI2SRegs->IISCON |= IIS_INTERFACE_ENABLE;
DumpRegsGPIO();
DumpRegsClock();
DumpRegsI2S();
RETAILMSG(1,(TEXT("---HWEnableI2S\n")));
}
////////
// Function: HWDisableI2S()
////////
void HWDisableI2S(void)
{
RETAILMSG(1,(TEXT("+++HWDisableI2S\n")));
// disable I2S
v_pI2SRegs->IISCON &= ~(IIS_INTERFACE_ENABLE);
RETAILMSG(1,(TEXT("---HWDisableI2S\n")));
}

```

The codec can be configured to suit many applications. As an example, for this application report, the AIC32 was initially configured in this manner:

- I<sup>2</sup>S interface:
  1. The I<sup>2</sup>S interface is at 16 bits, standard I<sup>2</sup>S mode, with 44.1kHz ADC and DAC sample rates.
  2. The AIC32 is the slave because the host is the I<sup>2</sup>S master (the AIC32 can be I<sup>2</sup>S slave or master, but SMDK2442 can be only the master).
- Audio input circuitry:
  1. The left and right ADC input are from the stereo, single-ended LINE3 (MICIN3).
  2. ADC input gain is controlled by its PGA, with an initial gain setting of 0dB gain.
- Audio output circuitry:
  1. The left and right DAC outputs are routed to the stereo, single-ended headphone, HPL/R with HPLCOM and HPRCOM being shorted as the VCOM.
  2. Headphone output is in the CAPLESS mode.
  3. DAC gains and HPL/R output gains are all initialized to 0dB.
- Other functions:
  1. The input high-pass filter has not been enabled.
  2. The output digital boost, emphasis, and 3-D functions have not been enabled.
  3. PLL is disabled.
  4. The pop-reduction function is set to slowest rate and is enabled.

All AIC32 audio control registers (in Page0 of the AIC32 memory space) were set up or initialized, as previously stated, with the routine *InitAIC32Audio()* and called by the audio PDD routine, *PDD\_AudioInitialize()*. The audio initialization routine is given below.

**Audio Initialization Routine:**

```
//
//-----
// Audio Initialization
//-----
//
// Initialize AIC32 Audio Register at Default
void InitAIC32Audio(BOOL bInPowerHandler)
{
/*The register which are not used in AIC32 are commentet out*/
RETAILMSG(1, (TEXT("InitAIC32Audio.\r\n")));
// init for digital functions
AIC32WriteReg(AIC32_RATE, RATE_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_PLLa, PLLa_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_PLLb, PLLb_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_PLLc, PLLc_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_PLLd, PLLd_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_DATAPATH, DATAPATH_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_INTERFa, INTERFa_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_INTERFb, INTERFb_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_INTERFc, INTERFc_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_DIGFILT, DIGFILT_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_HEDETB, HEDETB_INIT_VALUE, bInPowerHandler);
// init for analog input functions
AIC32WriteReg(AIC32_ADCPGAL, ADCPGAL_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_ADCPGAR, ADCPGAR_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_MIC3_ADCL, MIC3_ADCL_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_MIC3_ADCR, MIC3_ADCR_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_MICBIAS, MICBIAS_INIT_VALUE, bInPowerHandler);
// init for analog output functions
AIC32WriteReg(AIC32_OUTPWR, OUTPWR_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_OUTDRIVE, OUTDRIVE_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_OUTSTAGE, OUTSTAGE_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_OUTPOP, OUTPOP_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_DACLGAIN, DACLGAIN_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_DACRGAIN, DACRGAIN_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_DACL_HPL, DACL_HPL_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_HPLLEVEL, HPLLEVEL_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_DACR_HPR, DACR_HPR_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_HPRLEVEL, HPRLEVEL_INIT_VALUE, bInPowerHandler);
AIC32WriteReg(AIC32_PWRSTATUS, PWRSTATUS_HPRO_PWUP, bInPowerHandler);
AIC32WriteReg(AIC32_CLKGEN, CLKGEN_INIT_VALUE, bInPowerHandler);
RETAILMSG(1, (TEXT("Done InitAIC32Audio.\r\n")));
}
```

## 4 Installation

This section presents the installation steps for running the AIC32 WinCE 5.0 drivers on an SMDK2442 platform. The SC32442 Application Processor board support package (BSP) can be obtained from Samsung and installed on a PC. It is recommended to load the BSP after installing the Platform Builder 5.0 at (for example) **C:\WinCE500\PLATFORM\**. To install the AIC32 Windows CE 5.0 audio driver into one of the SMDK2442 workspaces, perform the following steps.

### Step 1. Copy:

- a. Copy the file \AIC32WinCE5Driver\AIC32.cec to this location:  
C:\WINCE500\PUBLIC\COMMON\OAK\CATALOG\CEC\
- b. Copy all files inside \AIC32WinCE5Drivers\INC\ into:  
C:\WINCE500\PLATFORM\SMDK2442\SRC\INC\
- c. Copy the file \AIC32WinCE5Driver\intr.c into:  
C:\WINCE500\PLATFORM\SMDK2442\Src\Common\Intr
- d. Copy the file \AIC32WinCE5Driver\s3c2440a\_intr.h into:  
C:\WINCE500\PLATFORM\SMDK2442\Src\Inc
- e. Copy the directories **AIC32LIB** and **AIC32WaveDev** into:  
C:\WINCE500\PLATFORM\SMDK2442\SRC\DRIVERS\

### Step 2. Set Up:

- a. Run Platform Builder 5.0, and the Platform Builder IDE appears.
- b. At the Platform Builder 5.0 IDE, open **Manage Catalog Items** from the menu *FileManage CatalogItems ...*. When the Manage Catalog Items window appears, click the **Import** button on the right side of the window; navigate, find, and select **AIC32.cec** in the directory C:\WINCE500\PUBLIC\COMMON\OAK\CATALOG\CEC\. Then click on **Open** so that the item is ported in.
- c. Click and drag to select all \*.cec files in the *Manage Catalog Items* window. Then click on the **Refresh** button to make sure the new item is loaded.
- d. Close the *Manage Catalog Items* window by clicking **OK**.

This step sets up the catalog to include the AIC32 device drivers.

### Step 3. Open:

This step, in the Platform Builder 5.0 IDE, opens a new or existing SMDK2442 workspace according to the application instructions. This procedure is ignored here.

### Step 4. Add:

- a. In the *Catalog* window of the Platform Builder 5.0 IDE, find TI AIC32 Audio CODEC Driver, right-click on it, and select **Add to OS Design** to add the audio driver to the OS.
- b. The audio device driver should appear under the Device Drivers section at the *OSDesignView* window of the Workspace.

This step ports the AIC32 device drivers from the Catalog into the existing OS design.

**Step 5. Modify:**

- a. Open the **dirs** file in the directory:  
C:\WINCE500\PLATFORM\SMDK2442\SRC\DRIVERS\
- b. Add on the **AIC3xLIB** and **AIC3xWAVEDEV**.  
For example, the **dirs** file could be:

```

DIRS=\
ceddk\
keybd\
PowerButton\
pccard\
serial\
usb\
nleddrvr\
Battdrvr\
Backlight\
cs8900\
Display\
SDHC\
touch\
wavedev\
AIC32LIB\
AIC32WAVEDEV
  
```

This step modifies the building device drivers so as to include TI AIC32 drivers.

**Step 6. Update:**

- a. Open the existing platform.reg file from **Hardware Specific** section of the *ParameterView* window of the workspace.
- b. Edit the platform.reg file; delete the old audio dll and add in the AIC32 audio dll file:

```

IF BSP_NOAUDIO !
; @CESYSGEN IF CE_MODULES_WAVEAPI
[HKEY_LOCAL_MACHINE\Drivers\BuiltIn\Audio]
"Prefix"="WAV"
"Dll"="wavedev.dll"
"Index"=dword:1
"Order"=dword:0
"Priority256"=dword:d2
; @CESYSGEN ENDIF CE_MODULES_WAVEAPI
ENDIF BSP_NOAUDIO !
  
```

- c. Save and close the updated platform.reg file.
- d. Edit the platform.bib file in the same manner:

```

; -----
-----
; @CESYSGEN IF CE_MODULES_WAVEAPI
IF BSP_NOAUDIO !
wavedev.dll $(_FLATRELEASEDIR)\wavedev.dll NK SH
ENDIF BSP_NOAUDIO !
; @CESYSGEN ENDIF CE_MODULES_WAVEAPI
; -----
-----
  
```

- e. Save and close the updated platform.bib file.

This step updates the Hardware Specific Files, so that the operating system will use AIC32 device drivers.

## **5 WinCE 5.0 Driver Code**

To obtain the driver code discussed in this application report, contact the TI Applications Support Group at: [audio-help@list.ti.com](mailto:audio-help@list.ti.com).

## 6 References

The following documents are available for download through the Texas Instruments web site ([www.ti.com](http://www.ti.com)), except where noted.

1. Chammings, Y. and Fang, W.X. (2003.). *TSC2301 WinCE Generic Drivers*. Application report [SLAA187](#).
2. TLV320AIC33: Low Power Stereo Audio Codec for Portable Audio/Telephony. Product data sheet [SLAS480](#).
3. *TLV320AIC32EVM User's Guide*. User guide [SBAU113](#).
4. Samsung SC32442A Processor Developer's Kit. User guide. Available at [www.samsung.com](http://www.samsung.com).

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated