

Technical Reference Manual

TPS6521923W-Q1 Technical Reference Manual



ABSTRACT

This Technical Reference Manual (TRM) can be used as a reference for the default register bits after the NVM download. The end user is responsible for validating the NVM settings for proper system use including any safety impact. This TRM does not provide information about the electrical characteristics, external components, package, or the functionality of the device. For this information and the full register map, refer to the device data sheet available on the [TPS65219-Q1 product folder](#) at ti.com.

Table of Contents

1 Introduction	1
2 PDN and Sequence Diagrams	2
2.1 TPS6521923W-Q1 Sequence and Power Block Diagram	3
3 EEPROM Device Settings	5
3.1 Device ID	5
3.2 Enable Settings	6
3.3 Regulator Voltage Settings	6
3.4 Sequence Settings	8
3.5 EN / PB / VSENSE Settings	10
3.6 Multi-Function Pin Settings	10
3.7 Over-Current Deglitch	11
3.8 Mask Settings	11
3.9 Discharge Check	12
3.10 Multi PMIC Config	13
4 Revision History	13

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TPS65219-Q1 is a cost and space optimized power management IC (PMIC) that has flexible mapping to support the power requirements from different processors and SoCs. This PMIC contains seven regulators; 3 buck regulators and 4 Low Drop-out Regulators (LDOs). Additionally, it has I2C communication, GPIOs and configurable multi-function pins. TPS65219-Q1 is characterized for -40°C to +125°C ambient temperature. For safety sensitive applications, TPS65219-Q1 is functional safety capable. Therefore the TPS65219-Q1 development process is a TI-quality managed process, also functional safety FIT rate calculation and failure mode distribution (FMD) is available. Whenever entering the INITIALIZE state, the PMIC reads its memory and loads the registers with the content from the EEPROM. The EEPROM loading takes approximately 2.3ms. The power-up sequence can only be executed after the EEPROM-load and all rails are discharged below the SCG threshold. This document describes the default configuration programmed on TPS6521923W-Q1.

Note

The NVM configuration described in this document is ideal for the application described below but can also be used to power other processors or SoCs with equivalent power requirements:

- Processor: AM62x-Q1 (automotive)
 - CORE voltage: 0.75V (up to 3.5A)
 - Memory: LDDR4
 - Input supply (VSYS, PVIN_Bx): 5V
-

2 PDN and Sequence Diagrams

This section details how the TPS6521923W-Q1 power resources and digital signals are connected to the processor and other peripheral components. Some of the external peripherals, like a uSD card, Ethernet PHY, and HDMI, among others are optional and might not be needed for the end product.

2.1 TPS6521923W-Q1 Sequence and Power Block Diagram




Figure 2-1. TPS6521923W-Q1 Example Power Block Diagram




Figure 2-2. TPS6521923W-Q1 Power-Up Sequence

Note

- $t_{DEGL_EN_Rise_Fast}$ is configurable on the NVM. See register field "EN_PB_VSENSE_DEGL" on the TRM for default value.
- $t_{REACTION_ON}$ is not configurable. Refer to the specifications table on TPS65219-Q1 data sheet.




Figure 2-3. TPS6521923W-Q1 Power-Down Sequence

Note

- $t_{DEGL_EN_Fall}$ and $t_{REACTION_OFF}$ are not configurable. Refer to the specifications table on TPS65219-Q1 data sheet.

3 EEPROM Device Settings

The following sections describe the default configuration on the EEPROM-backed registers. During the power-down-sequence, non-EEPROM-backed bits are reset, with the exception of unmasked interrupt bits and DISCHARGE_EN bits.

3.1 Device ID

This section lists all the register settings that identify the supported temperature and the NVM ID with the corresponding revision that represents a list of default register settings.

Table 3-1. Device ID

Register Address	Field Name	Value	Description
0x00	TI_DEVICE_ID (Bits: 7-5)	0x80	Device specific ID code to identify supported ambient and junction temperature.

Table 3-1. Device ID (continued)

Register Address	Field Name	Value	Description
0x01	TI_NVM_ID (Bits: 7-0)	0x23	Identification code for the NVM ID
0x41	NVM_REVISION (Bits: 7-5)	0x2	Identification code for the NVM revision
0x26	I2C_ADDRESS (Bits: 6-0)	0x30	I2C address

3.2 Enable Settings

This section describes the PMIC rails that are enabled in Active and Standby state. Any rail that is disabled by default has the option to be enabled through I2C once the device is in Active state and I2C communication is available. The transition between Active and Standby state can be triggered by hardware (when MODE/STBY pin is configured as STBY) or by software (register field: STBY_I2C_CTRL).

Table 3-2. ACTIVE state

PMIC Rail	Register Address	Field Name	Value	Description
BUCK1	0x02	BUCK1_EN	0x1	Enabled
BUCK2	0x02	BUCK2_EN	0x1	Enabled
BUCK3	0x02	BUCK3_EN	0x1	Enabled
LDO1	0x02	LDO1_EN	0x0	Disabled
LDO2	0x02	LDO2_EN	0x1	Enabled
LDO3	0x02	LDO3_EN	0x1	Enabled
LDO4	0x02	LDO4_EN	0x0	Disabled
GPO1	0x1E	GPO1_EN	0x1	GPO1 enabled. The output state is Hi-Z.
GPO2	0x1E	GPO2_EN	0x0	GPO2 disabled. The output state is low.
GPIO	0x1E	GPIO_EN	0x0	GPIO disabled. The output state is low.

Table 3-3. STANBY (STBY) state

PMIC Rail	Register Address	Field Name	Value	Description
BUCK1	0x21	BUCK1_STBY_EN	0x1	Enabled in STBY Mode
BUCK2	0x21	BUCK2_STBY_EN	0x1	Enabled in STBY Mode
BUCK3	0x21	BUCK3_STBY_EN	0x1	Enabled in STBY Mode
LDO1	0x21	LDO1_STBY_EN	0x0	Disabled in STBY Mode
LDO2	0x21	LDO2_STBY_EN	0x1	Enabled in STBY Mode
LDO3	0x21	LDO3_STBY_EN	0x1	Enabled in STBY Mode
LDO4	0x21	LDO4_STBY_EN	0x0	Disabled in STBY Mode
GPO1	0x22	GPO1_STBY_EN	0x1	Enabled in STBY Mode
GPO2	0x22	GPO2_STBY_EN	0x0	Disabled in STBY Mode
GPIO	0x22	GPIO_STBY_EN	0x0	Disabled in STBY Mode

3.3 Regulator Voltage Settings

This section describes how each of the PMIC power resources are configured.

Table 3-4. Buck Regulator Settings

PMIC Rail	Register Address	Field Name	Value	Description
Bucks Switching Mode (Global for all buck regulators)	0x03	BUCK_FF_ENABLE (Switching Mode)	0x0	Quasi-fixed frequency mode
	0x03	BUCK_SS_ENABLE (Spread-Spectrum)	0x0	Spread spectrum disabled (only applicable if BUCK_FF_ENABLE=0x1)
BUCK1	0x1A	BUCK1_VSET (Output Voltage)	0x6	0.750V
	0x1A	BUCK1_UV_THR_SEL (UV threshold)	0x0	-5% UV detection
	0x1A	BUCK1_BW_SEL (Bandwidth)	0x1	high bandwidth
BUCK2	0x09	BUCK2_VSET (Output Voltage)	0x33	3.300V
	0x09	BUCK2_UV_THR_SEL (UV threshold)	0x0	-5% UV detection
	0x09	BUCK2_BW_SEL (Bandwidth)	0x0	low bandwidth
	0x03	BUCK2_PHASE_CONFIG	0x3	270 degrees (only applicable if BUCK_FF_ENABLE=0x1)
BUCK3	0x08	BUCK3_VSET (Output Voltage)	0x14	1.100V
	0x08	BUCK3_UV_THR_SEL (UV threshold)	0x0	-5% UV detection
	0x08	BUCK3_BW_SEL (Bandwidth)	0x0	low bandwidth
	0x03	BUCK3_PHASE_CONFIG	0x2	180 degrees (only applicable if BUCK_FF_ENABLE=0x1)

Note

- When bucks are configured for quasi-fixed frequency (**BUCK_FF_ENABLE=0x0**), changing the switching mode between auto-PFM and forced-PWM can be triggered by I2C (MODE_I2C_CTRL) or with one of the multi-function pins (MODE/RESET or MODE/STBY) if one of them is configured as MODE. Forced-PWM has priority over Auto-PFM.
- BUCK2_PHASE_CONFIG**, **BUCK3_PHASE_CONFIG** and **BUCK_SS_ENABLE** are only applicable when the buck regulators are configured for fixed frequency (**BUCK_FF_ENABLE=0x1**).

Table 3-5. LDO Regulator Settings

PMIC Rail	Setting	Register Address	Field Name	Value	Description
LDO1	output voltage	0x07	LDO1_VSET	0x36	3.300V
	Rail configuration	0x07	LDO1_LSW_CONFIG	0x0	Not Applicable (LDO1 not configured as load-switch)
		0x07	LDO1_BYP_CONFIG	0x0	LDO1 configured as LDO (only applicable if LDO1_LSW_CONFIG=0x0)
	UV threshold	0x1E	LDO1_UV_THR	0x0	-5% UV detection

Table 3-5. LDO Regulator Settings (continued)

PMIC Rail	Setting	Register Address	Field Name	Value	Description
LDO2	output voltage	0x06	LDO2_VSET	0x5	0.850V
	Rail configuration	0x06	LDO2_LSW_CONFIG	0x0	Not Applicable (LDO2 not configured as load-switch)
		0x06	LDO2_BYP_CONFIG	0x0	LDO2 configured as LDO (only applicable if LDO2_LSW_CONFIG=0x0)
	UV threshold	0x1E	LDO2_UV_THR	0x0	-5% UV detection
LDO3	output voltage	0x05	LDO3_VSET	0x18	1.800V
	Rail configuration	0x05	LDO3_LSW_CONFIG	0x0	LDO Mode
	ramp configuration	0x05	LDO3_SLOW_PU_RAMP	0x0	Fast ramp for power-up (~660us)
	UV threshold	0x1E	LDO3_UV_THR	0x0	-5% UV detection
LDO4	output voltage	0x04	LDO4_VSET	0x18	1.800V
	Rail configuration	0x04	LDO4_LSW_CONFIG	0x0	LDO Mode
	ramp configuration	0x04	LDO4_SLOW_PU_RAMP	0x0	Fast ramp for power-up (~660us)
	UV threshold	0x1E	LDO4_UV_THR	0x0	-5% UV detection

Note

- If a LDO is configured in bypass-mode or LSW-mode, UV-detection is not supported.
- If an LDO is configured in bypass-mode, the corresponding PVIN_LDOx supply must match the configured output voltage in the LDOx_VOUT register.
- If LDO is configured as load-switch (LSW_mode), the desired voltage does not need to be configured in the LDOx_VOUT register.
- In bypass- or LSW-mode, the LDO acts as a switch, where VOUT is VIN minus the drop over the FET-resistance.
- If LDO1 or LDO2 is configured as bypass, it allows voltage and function changes between LDO (VOUT=1.8V) and VOUT=VSET register setting. This voltage/function change can be triggered by hardware (using the VSEL_SD pin when configured as SD) or by software (VSEL_SD_I2C_CTRL).

3.4 Sequence Settings

This section breaks down the power sequence settings for the device including the power-up/power-down slot assignment and duration. There may be slots in which no rail or GPIO is assigned to ramp. These "empty" slots can be used to add additional time and increase a slot duration.

3.4.1 Power-Up Sequence**Table 3-6. Power-Up Sequence - Slot Assignment**

PMIC Rail	Register Address	Field Name	Value	Description
BUCK1	0x11	BUCK1_SEQUENCE_ON_SLOT	0x4	slot 4
BUCK2	0x10	BUCK2_SEQUENCE_ON_SLOT	0x0	slot 0
BUCK3	0x0F	BUCK3_SEQUENCE_ON_SLOT	0x3	slot 3
LDO1	0x0E	LDO1_SEQUENCE_ON_SLOT	0x1	slot 1
LDO2	0x0D	LDO2_SEQUENCE_ON_SLOT	0x5	slot 5
LDO3	0x0C	LDO3_SEQUENCE_ON_SLOT	0x2	slot 2
LDO4	0x0B	LDO4_SEQUENCE_ON_SLOT	0x2	slot 2
GPO1	0x15	GPO1_SEQUENCE_ON_SLOT	0x2	slot 2
GPO2	0x14	GPO2_SEQUENCE_ON_SLOT	0x6	slot 6
GPIO	0x13	GPIO_SEQUENCE_ON_SLOT	0x6	slot 6
nRSTOUT	0x12	nRST_SEQUENCE_ON_SLOT	0x8	slot 8

Note

PMIC rails are turned ON during the power-up sequence if the corresponding EN bit on section "Enable Setting" is set to 0x01.

Table 3-7. Power-Up Sequence - Slot Duration

	Register Address	Field Name	Value	Description
SLOT0	0x16	POWER_UP_SLOT_0_DURATION	0x1	1.5ms
SLOT1	0x16	POWER_UP_SLOT_1_DURATION	0x1	1.5ms
SLOT2	0x16	POWER_UP_SLOT_2_DURATION	0x2	3ms
SLOT3	0x16	POWER_UP_SLOT_3_DURATION	0x1	1.5ms
SLOT4	0x17	POWER_UP_SLOT_4_DURATION	0x1	1.5ms
SLOT5	0x17	POWER_UP_SLOT_5_DURATION	0x1	1.5ms
SLOT6	0x17	POWER_UP_SLOT_6_DURATION	0x3	10ms
SLOT7	0x17	POWER_UP_SLOT_7_DURATION	0x1	1.5ms
SLOT8	0x18	POWER_UP_SLOT_8_DURATION	0x3	10ms
SLOT9	0x18	POWER_UP_SLOT_9_DURATION	0x0	0ms
SLOT10	0x18	POWER_UP_SLOT_10_DURATION	0x0	0ms
SLOT11	0x18	POWER_UP_SLOT_11_DURATION	0x0	0ms
SLOT12	0x19	POWER_UP_SLOT_12_DURATION	0x0	0ms
SLOT13	0x19	POWER_UP_SLOT_13_DURATION	0x0	0ms
SLOT14	0x19	POWER_UP_SLOT_14_DURATION	0x0	0ms
SLOT15	0x19	POWER_UP_SLOT_15_DURATION	0x0	0ms

3.4.2 Power-Down Sequence

Table 3-8. Power-Down Sequence - Slot Assignment

	Register Address	Field Name	Value	Description
BUCK1	0x11	BUCK1_SEQUENCE_OFF_SLOT	0x3	slot 3
BUCK2	0x10	BUCK2_SEQUENCE_OFF_SLOT	0x3	slot 3
BUCK3	0x0F	BUCK3_SEQUENCE_OFF_SLOT	0x1	slot 1
LDO1	0x0E	LDO1_SEQUENCE_OFF_SLOT	0x1	slot 1
LDO2	0x0D	LDO2_SEQUENCE_OFF_SLOT	0x1	slot 1
LDO3	0x0C	LDO3_SEQUENCE_OFF_SLOT	0x2	slot 2
LDO4	0x0B	LDO4_SEQUENCE_OFF_SLOT	0x2	slot 2
GPO1	0x15	GPO1_SEQUENCE_OFF_SLOT	0x2	slot 2
GPO2	0x14	GPO2_SEQUENCE_OFF_SLOT	0x0	slot 0
GPIO	0x13	GPIO_SEQUENCE_OFF_SLOT	0x0	slot 0
nRSTOUT	0x12	nRST_SEQUENCE_OFF_SLOT	0x0	slot 0

Table 3-9. Power-Down Sequence - Slot Duration

	Register Address	Field Name	Value	Description
SLOT0	0x16	POWER_DOWN_SLOT_0_DURATION	0x2	3ms
SLOT1	0x16	POWER_DOWN_SLOT_1_DURATION	0x2	3ms
SLOT2	0x16	POWER_DOWN_SLOT_2_DURATION	0x3	10ms
SLOT3	0x16	POWER_DOWN_SLOT_3_DURATION	0x0	0ms
SLOT4	0x17	POWER_DOWN_SLOT_4_DURATION	0x0	0ms
SLOT5	0x17	POWER_DOWN_SLOT_5_DURATION	0x0	0ms
SLOT6	0x17	POWER_DOWN_SLOT_6_DURATION	0x0	0ms
SLOT7	0x17	POWER_DOWN_SLOT_7_DURATION	0x0	0ms
SLOT8	0x18	POWER_DOWN_SLOT_8_DURATION	0x0	0ms

Table 3-9. Power-Down Sequence - Slot Duration (continued)

	Register Address	Field Name	Value	Description
SLOT9	0x18	POWER_DOWN_SLOT_9_DURATION	0x0	0ms
SLOT10	0x18	POWER_DOWN_SLOT_10_DURATION	0x0	0ms
SLOT11	0x18	POWER_DOWN_SLOT_11_DURATION	0x0	0ms
SLOT12	0x19	POWER_DOWN_SLOT_12_DURATION	0x0	0ms
SLOT13	0x19	POWER_DOWN_SLOT_13_DURATION	0x0	0ms
SLOT14	0x19	POWER_DOWN_SLOT_14_DURATION	0x0	0ms
SLOT15	0x19	POWER_DOWN_SLOT_15_DURATION	0x0	0ms

3.5 EN / PB / VSENSE Settings

The EN/PB/VSENSE pin is used to enable or disable the PMIC. This pin can be configured in one of three ways: EN, PB or VSENSE. The table below shows the default configuration for this pin. Please note, if the FSD (First supply detection) feature is enabled, the device goes from "No Power" to "Active" state, executing the power-up sequence as soon as the voltage on VSYS is above the POR threshold. In this scenario, the EN/PB/VSENSE pin is ignored ONLY during the first power-up.

Table 3-10. EN / PB / VSENSE Settings

	Register Address	Field Name	Value	Description
Pin Config	0x20	EN_PB_VSENSE_CONFIG	0x00	Device Enable Configuration
ON Deglitch	0x20	EN_PB_VSENSE_DEGL	0x0	short (typ: 120us for EN/VSENSE and 200ms for PB)
First Supply Detection	0x20	PU_ON_FSD	0x0	First Supply Detection (FSD) Disabled.

Note

The deglitch configured on register field "EN_PB_VSENSE_DEGL" is for the ON request. The deglitch for the OFF request is not configurable. The parameters that are not configurable can be found in the Specifications section of the device data sheet.

3.6 Multi-Function Pin Settings

The TPS65219 PMIC has three multi-function pins that can be configured to set the voltage on a specific power rail or to change the frequency mode or to trigger a warm or cold reset. This section describes how each of the multi-function pins are configured.

Table 3-11. Multi-Function Pin Settings

Pin Name	Setting	Register Address	Field Name	Value	Description
VSEL_SD / VSEL_DDR	Function selection	0x1F	VSEL_DDR_SD	0x1	VSEL pin configured as SD to set the voltage on the VSEL_RAIL
	Rail selection	0x1F	VSEL_RAIL	0x0	LDO1 (only applicable if VSEL_DDR_SD=0x1)
	pin polarity	0x1F	VSEL_SD_POLARITY	0x1	HIGH - 1.8V / LOW - LDOx_VOUT register setting (only applicable if VSEL_DDR_SD=0x1)
MODE / STBY	function selection	0x20	MODE_STBY_CONFIG	0x1	STBY
	pin polarity	0x1F	MODE_STBY_POLARITY	0x1	[if configured as MODE] HIGH - auto-PFM / LOW - forced PWM. [if configured as a STBY] HIGH - STBY state / LOW - ACTIVE state.

Table 3-11. Multi-Function Pin Settings (continued)

Pin Name	Setting	Register Address	Field Name	Value	Description
MODE / RESET	function selection	0x20	MODE_RESET_CONFIG	0x1	RESET
	reset selection	0x20	WARM_COLD_RESET_CONFIG	0x1	WARM RESET
	pin polarity	0x1F	MODE_RESET_POLARITY	0x0	[if configured as MODE] LOW - auto-PFM / HIGH - forced PWM. [if configured as RESET] LOW - reset / HIGH - normal operation.

Note

- If LDO1 (or LDO2) is configured as bypass and the VSEL pin is NOT configured as SD (**VSEL_DDR_SD=0x0**), the voltage change on the selected VSEL_RAIL can be changed by I2C (register field: VSEL_SD_I2C_CTRL).

Table 3-12. Default register setting for VSEL_SD_I2C_CTRL

Register Address	Field Name	Value	Description
0x1F	VSEL_SD_I2C_CTRL	0x1	0x0 = 1.8V 0x1 = LDOx_VOUT register setting

- If bucks are configured for quasi-fixed frequency (**BUCK_FF_ENABLE=0x0**), and none of the multi-function pins are configured as MODE, switching between auto-PFM and forced-PWM can be changed by I2C (register field: MODE_I2C_CTRL).

Table 3-13. Default register setting for MODE_I2C_CTRL

Register Address	Field Name	Value	Description
0x1F	MODE_I2C_CTRL	0x1	0x0 = Auto PFM 0x1 = Forced PWM

3.7 Over-Current Deglitch

This section describes the default settings for the over current deglitch. When any of these registers are set (value = 1b), it enables the long-deglitch option for the corresponding rail.

Table 3-14. Over Current Deglitch

Register Address	Field Name	Value	Description
0x23	EN_LONG_DEGL_FOR_OC_BUCK1	0x0	Deglitch duration for OverCurrent on BUCK1 is ~20us
0x23	EN_LONG_DEGL_FOR_OC_BUCK2	0x0	Deglitch duration for OverCurrent on BUCK2 is ~20us
0x23	EN_LONG_DEGL_FOR_OC_BUCK3	0x0	Deglitch duration for OverCurrent on BUCK3 is ~20us
0x23	EN_LONG_DEGL_FOR_OC_LDO1	0x0	Deglitch duration for OverCurrent on LDO1 is ~20us
0x23	EN_LONG_DEGL_FOR_OC_LDO2	0x0	Deglitch duration for OverCurrent on LDO2 is ~20us
0x23	EN_LONG_DEGL_FOR_OC_LDO3	0x0	Deglitch duration for OverCurrent on LDO3 is ~20us
0x23	EN_LONG_DEGL_FOR_OC_LDO4	0x0	Deglitch duration for OverCurrent on LDO4 is ~20us

3.8 Mask Settings

This section describes the settings that are masked by default and the effect they have on the device state as well as the nINT pin.

Table 3-15. Mask Settings

	Register Address	Field Name	Value	Description
Mask effects on device state and nINT pin	0x25	MASK_EFFECT	0x03	no state change, nINT reaction, bit set for Faults
UV Mask	0x24	BUCK1_UV_MASK	0x0	un-masked (Faults reported)
	0x24	BUCK2_UV_MASK	0x0	un-masked (Faults reported)
	0x24	BUCK3_UV_MASK	0x0	un-masked (Faults reported)
	0x24	LDO1_UV_MASK	0x0	un-masked (Faults reported)
	0x24	LDO2_UV_MASK	0x0	un-masked (Faults reported)
	0x24	LDO3_UV_MASK	0x0	un-masked (Faults reported)
	0x24	LDO4_UV_MASK	0x0	un-masked (Faults reported)
Power-up retries/ attempts	0x24	MASK_RETRY_COUNT	0x0	Device retries up to 2 times
Die Temperature	0x25	SENSOR_0_WARM_MASK	0x0	un-masked (Faults reported)
	0x25	SENSOR_1_WARM_MASK	0x0	un-masked (Faults reported)
	0x25	SENSOR_2_WARM_MASK	0x0	un-masked (Faults reported)
	0x25	SENSOR_3_WARM_MASK	0x0	un-masked (Faults reported)
Masking bit to control whether nINT pin is sensitive to PushButton (PB)	0x25	MASK_INT_FOR_PB	0x1	masked (nINT pin not sensitive to any PB events)
Masking bit to control whether nINT pin is sensitive to RV (Residual Voltage)	0x25	MASK_INT_FOR_RV	0x0	un-masked (nINT pin pulled low for any RV events during transition to ACTIVE state or during enabling of rails)

3.9 Discharge Check

Active discharge is enabled by default and is not NVM based. If desired, this setting can be disabled after each VSYS-power-cycle. During RESET or OFF-request, the discharge configuration is not reset, as long as VSYS is present. However, in INITIALIZE state and prior to the power-up-sequence, all rails are discharged, regardless of the setting. In case active discharge on a rail is disabled, it does not gate the disable of the subsequent rail, but the sequence is purely timing based. In case of residual voltage, the RV-bit is set regardless.

Table 3-16. Discharge Check

Register Address	Field Name	Value	Description
0x1E	BYPASS_RAILS_DISCHARGED_CHECK	0x0	Discharged checks enforced

3.10 Multi PMIC Config

The TPS65219 allows to synchronize multiple devices in case more rails are required. The input functionality of the GPIO is only used in a multi-PMIC configuration. The configuration of the GPIO-pin is done writing to the MULTI_DEVICE_ENABLE bit in the MFP_1_CONFIG register. The table below shows the default multi-device register setting. For more information about the TPS65219 multi-PMIC operation, please refer to the device data sheet available on ti.com.

Table 3-17. Multi-PMIC Configuration

Register Address	Field Name	Value	Description
0x1F	MULTI_DEVICE_ENABLE	0x0	Single-device configuration, GPIO pin configured as GPO

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from March 31, 2024 to August 31, 2025 (from Revision * (March 2024) to Revision A (August 2025))

Page

- Updated TPS6521923W-Q1 Example Power Block Diagram..... 3

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated