

20-W STEREO DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC

Check for Samples: TAS5707 TAS5707A

FEATURES

- Audio Input/Output
 - 20-W Into an 8-Ω Load From an 18-V Supply
 - Wide PVDD Range, From 8 V to 26 V
 - Efficient Class-D Operation Eliminates
 Need for Heatsinks
 - Requires Only 3.3 V and PVDD
 - One Serial Audio Input (Two Audio Channels)
 - Supports 8-kHz to 48-kHz Sample Rate (LJ/RJ/l²S)
- Audio/PWM Processing
 - Independent Channel Volume Controls With 24 dB to Mute
 - Soft Mute (50% Duty Cycle)
 - Programmable Dynamic Range Control
 - 14 Programmable Biquads for Speaker EQ and Other Audio Processing Features
 - Programmable Coefficients for DRC Filters
 - DC Blocking Filters
- General Features
 - Serial Control Interface Operational Without MCLK
 - Factory-Trimmed Internal Oscillator for Automatic Rate Detection
 - Surface Mount, 48-PIN, 7-mm × 7-mm
 HTQFP Package
 - Thermal and Short-Circuit Protection
- Benefits
 - EQ: Speaker Equalization Improves Audio Performance
 - DRC: Dynamic Range Compression. Can Be Used As Power Limiter. Enables Speaker Protection, Easy Listening,

Night-Mode Listening

- Autobank Switching: Preload Coefficients for Different Sample Rates. No Need to Write New Coefficients to the Part When Sample Rate Changes.
- Autodetect: Automatically Detects
 Sample-Rate Changes. No Need for
 External Microprocessor Intervention

APPLICATIONS

- Television
- iPod™ Dock
- Sound Bar

DESCRIPTION

The TAS5707 is a 20-W, efficient, digital-audio power amplifier for driving stereo bridge-tied speakers. One serial data input allows processing of up to two discrete audio channels and seamless integration to most digital audio processors and MPEG decoders. The device accepts a wide range of input data and data rates. A fully programmable data path routes these channels to the internal speaker drivers.

The TAS5707 is a slave-only device receiving all clocks from external sources. The TAS5707 operates with a PWM carrier between a 384-kHz switching rate and 352-KHz switching rate, depending on the input sample rate. Oversampling combined with a fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 kHz..

The TAS5707A is identical in function to the HTQFP packaged TAS5707, but has a unique I²C device address. The address of the TAS5707 is 0x36. The address of the TAS5707A is 0x3A.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

iPod is a trademark of Apple Inc.

All other trademarks are the property of their respective owners.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


SIMPLIFIED APPLICATION DIAGRAM



(1)See user's guide for loop-filter details.



FUNCTIONAL VIEW



B0262-02








Figure 1. Power Stage Functional Block Diagram



DAP Process Structure



48-TERMINAL, HTQFP PACKAGE (TOP VIEW)





PIN FUNCTIONS

		1	1		NCTIONS
PIN	1	TYPE	5-V TOLERANT	TERMINATION	DESCRIPTION
NAME	NO.		IOLERANI	()	
AGND	30	P			Analog ground for power stage
AVDD	13	Р			3.3-V analog power supply
AVSS	9	Р			Analog 3.3-V supply ground
BST_A	4	Р			High-side bootstrap supply for half-bridge A
BST_B	43	Р			High-side bootstrap supply for half-bridge B
BST_C	42	Р			High-side bootstrap supply for half-bridge C
BST_D	33	Р			High-side bootstrap supply for half-bridge D
DVDD	27	Р			3.3-V digital power supply
DVSSO	17	Р			Oscillator ground
DVSS	28	Р			Digital ground
FAULT	14	DO			Backend error indicator. Asserted LOW for over temperature, over current, over voltage, and under voltage error conditions. De-asserted upon recovery from error condition.
GND	29	Р			Analog ground for power stage
GVDD_OUT	5, 32	Р			Gate drive internal regulator output
LRCLK	20	DI	5-V	Pulldown	Input serial audio data left/right clock (sample rate clock)
MCLK	15	DI	5-V	Pulldown	Master clock input
NC	8	_			No connection
OC_ADJ	7	AO			Analog overcurrent programming. Requires resistor to ground.
OSC_RES	16	AO			Oscillator trim resistor. Connect an 18.2-kΩ 1% resistor to DVSSO.
OUT_A	1	0			Output, half-bridge A
OUT_B	46	0			Output, half-bridge B
OUT_C	39	0			Output, half-bridge C
OUT_D	36	0			Output, half-bridge D
PDN	19	DI	5-V	Pullup	Power down, active-low. PDN prepares the device for loss of power supplies by shutting down the noise shaper and initiating PWM stop sequence.
PGND_AB	47, 48	Р			Power ground for half-bridges A and B
PGND_CD	37, 38	Р			Power ground for half-bridges C and D
PLL_FLTM	10	AO			PLL negative loop filter terminal
PLL_FLTP	11	AO			PLL positive loop filter terminal
PVDD_A	2, 3	Р			Power supply input for half-bridge output A
PVDD_B	44, 45	Р			Power supply input for half-bridge output B
PVDD_C	40, 41	Р			Power supply input for half-bridge output C
PVDD_D	34, 35	Р			Power supply input for half-bridge output D
RESET	25	DI	5-V	Pullup	Reset, active-low. A system reset is generated by applying a logic low to this pin. RESET is an asynchronous control signal that restores the DAP to its default conditions, and places the PWM in the hard mute state (tristated).
SCL	24	DI	5-V		I ² C serial control clock input
SCLK	21	DI	5-V	Pulldown	Serial audio data clock (shift clock). SCLK is the serial audio port input data bit clock.
SDA	23	DIO	5-V		I ² C serial control data interface input/output
SDIN	22	DI	5-V	Pulldown	Serial audio data input. SDIN supports three discrete (stereo) data formats.

 ⁽¹⁾ TYPE: A = analog; D = 3.3-V digital; P = power/ground/decoupling; I = input; O = output
 (2) All pullups are weak pullups and all pulldowns are weak pulldowns. The pullups and pulldowns are included to assure proper input logic levels if the pins are left unconnected (pullups \rightarrow logic 1 input; pulldowns \rightarrow logic 0 input).



PIN FUNCTIONS (continued)

PIN		TYPE	5-V	TERMINATION	DESCRIPTION
NAME	NO.	(1)	TOLERANT	(2)	DESCRIPTION
SSTIMER	6	Al			Controls ramp time of OUT_X to minimize pop. Leave this pin floating for BD mode. Requires capacitor of 2.2 nF to GND in AD mode. The capacitor determines the ramp time.
STEST	26	DI			Factory test pin. Connect directly to DVSS.
VR_ANA	12	Р			Internally regulated 1.8-V analog supply voltage. This pin must not be used to power external devices.
VR_DIG	18	Р			Internally regulated 1.8-V digital supply voltage. This pin must not be used to power external devices.
VREG	31	Р			Digital regulator output. Not to be used for powering external circuitry.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
Complexable	DVDD, AVDD	-0.3 to 3.6	V
Supply voltage	PVDD_X	-0.3 to 30	V
	OC_ADJ	-0.3 to 4.2	V
Input voltage	3.3-V digital input	-0.5 to DVDD + 0.5	V
input voitage	5-V tolerant ⁽²⁾ digital input (except MCLK)	-0.5 to DVDD + 2.5 ⁽³⁾	V
	5-V tolerant MCLK input	-0.5 to AVDD + 2.5 ⁽³⁾	V
OUT_x to PGND)_X	32 ⁽⁴⁾	V
BST_x to PGND	_X	43 ⁽⁴⁾	V
Input clamp curre	ent, I _{IK}	±20	mA
Output clamp cu	rrent, I _{OK}	±20	mA
Operating free-a	ir temperature	0 to 85	°C
Operating junction	on temperature range	0 to 150	°C
Storage tempera	ture range, T _{stq}	-40 to 125	°C

⁽¹⁾ Stresses beyond those listed under absolute ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operation conditions are not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.

DISSIPATION RATINGS(1)

PACKAGE	DERATING FACTOR	T _A ≤ 25°C	T _A = 45°C	T _A = 70°C
	ABOVE T _A = 25°C	POWER RATING	POWER RATING	POWER RATING
7-mm × 7-mm HTQFP	40 mW/°C	5 W	4.2 W	3.2 W

⁽¹⁾ This data was taken using 1 oz trace and copper pad that is soldered directly to a JEDEC standard high-k PCB. The thermal pad must be soldered to a thermal land on the printed-circuit board. See TI Technical Briefs SLMA002 for more information about using the HTQFP thermal pad

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
	Digital/analog supply voltage	DVDD, AVDD	3	3.3	3.6	V
	Half-bridge supply voltage	PVDD_X	8		26	V
V _{IH}	High-level input voltage	5-V tolerant	2			V
V_{IL}	Low-level input voltage	5-V tolerant			0.8	V
T_A	Operating ambient temperature range		0		85	°C

^{(2) 5-}V tolerant inputs are PDN, RESET, SCLK, LRCLK, MCLK, SDIN, SDA, and SCL.

⁽³⁾ Maximum pin voltage should not exceed 6.0Vele

⁽⁴⁾ DC voltage + peak ac waveform measured at the pin should be below the allowed limit for all conditions.



RECOMMENDED OPERATING CONDITIONS (continued)

			MIN	NOM	MAX	UNIT
T _J ⁽¹⁾	Operating junction temperature range		0		125	°C
R _L (BTL)	Load impedance	Output filter: L = 15 μ H, C = 680 nF.	6	8		Ω
L _O (BTL)	Output-filter inductance	Minimum output inductance under short-circuit condition	10			μΗ

⁽¹⁾ Continuous operation above the recommended junction temperature may result in reduced reliability and/or lifetime of the device.

PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS

PARAMETER	TEST CONDITIONS	VALUE	UNIT
Output comple rate	11.025/22.05/44.1-kHz data rate ±2%	352.8	kHz
Output sample rate	48/24/12/8/16/32-kHz data rate ±2%	384	



PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{MCLKI}	MCLK Frequency		2.8224		24.576	MHz
	MCLK duty cycle		40%	50%	60%	
tr / tf _(MCLK)	Rise/fall time for MCLK				5	ns
	LRCLK allowable drift before LRCLK reset				4	MCLKs
	External PLL filter capacitor C1	SMD 0603 Y5V		47		nF
	External PLL filter capacitor C2	SMD 0603 Y5V		4.7		nF
	External PLL filter resistor R	SMD 0603, metal film		470		Ω

ELECTRICAL CHARACTERISTICS

DC Characteristics

TA = 25°, PVCC_X = 18V, DVDD = AVDD = 3.3V, R_L = 8 Ω , BTL AD Mode, FS = 48KHz (unless otherwise noted)

	PARAMETER	र	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	FAULTZ and SDA	I _{OH} = -4 mA DVDD = AVDD = 3 V	2.4			V
V _{OL}	Low-level output voltage	FAULTZ and SDA	I _{OL} = 4 mA DVDD = AVDD = 3 V			0.5	V
I _{IL}	Low-level input current		V _I < V _{IL} ; DVDD = AVDD = 3.6V			75	μΑ
I _{IH}	High-level input current		V _I > V _{IH} ; DVDD = AVDD = 3.6V			75	μΑ
I _{DD}	3.3 V supply current	3.3 V supply voltage (DVDD, AVDD)	Normal Mode Reset (RESET = low, PDN = high)		48 24	83 32	mA
			Normal Mode		30	55	
I_{PVDD}	Half-bridge supply current	No load (PVDD_X)	Reset (RESET = low, PDN = high)		5	13	mA
	Drain-to-source resistance, LS	T _J = 25°C, includes metallizatio	n resistance		180		
r _{DS(on)} (1)	Drain-to-source resistance, HS	T _J = 25°C, includes metallization resistance			180		mΩ
I/O Protection	on						
V _{uvp}	Undervoltage protection limit	PVDD falling			7.2		V
V _{uvp,hyst}	Undervoltage protection limit	PVDD rising			7.6		V
OTE (2)	Overtemperature error				150		°C
OTE _{HYST} (2)	Extra temperature drop required to recover from error				30		°C
OTW	Overtemperature warning				125		°C
OTW _{HYST}	Temperature drop required to recover from warning				25		°C
OLPC	Overload protection counter	f _{PWM} = 384 kHz			0.63		ms
I _{OC}	Overcurrent limit protection	Resistor—programmable, max.	current, $R_{OCP} = 22 \text{ k}\Omega$		4.5		Α
I _{OCT}	Overcurrent response time				150		ns
R _{OCP}	OC programming resistor range	Resistor tolerance = 5% for typi resistance should not be less th		20	22		kΩ
R _{PD}	Internal pulldown resistor at the output of each half-bridge	Connected when drivers are tris capacitor charge.	stated to provide bootstrap		3		kΩ

⁽¹⁾ This does not include bond-wire or pin resistance.

⁽²⁾ Specified by design



AC Characteristics (BTL)

PVDD_X = 18 V, BTL AD mode, FS = 48 KHz, R_L = 8 Ω , R_{OCP} = 22 K Ω , C_{BST} = 33 nF, audio frequency = 1 kHz, AES17 filter, f_{PWM} = 384 kHz, T_A = 25°C (unless otherwise noted). All performance is in accordance with recommended operating conditions, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		PVDD = 18 V,10% THD, 1-kHz input signal	20.6		
Po		PVDD = 18 V, 7% THD, 1-kHz input signal	19.5		
	Power output per channel	PVDD = 12 V, 10% THD, 1-kHz input signal	9.4		W
Ü		PVDD = 12 V, 7% THD, 1-kHz input signal	8.9		
		PVDD = 8 V, 10% THD, 1-kHz input signal	4.1		
	PVDD = 8 V, 7% THD, 1-kHz input si	PVDD = 8 V, 7% THD, 1-kHz input signal	3.8		
		PVDD= 18 V; P _O = 1 W	0.06%		
THD+N	Total harmonic distortion + noise	PVDD= 12 V; P _O = 1 W	0.13%		
		PVDD= 8 V; P _O = 1 W	0.2%		
V _n	Output integrated noise (rms)	A-weighted	56		μV
	Createlle	P _O = 0.25 W, f = 1kHz (BD Mode)	-82		dB
	Crosstalk	P _O = 0.25 W, f = 1kHz (AD Mode)	-69		dB
SNR	Signal-to-noise ratio (1)	A-weighted, f = 1 kHz, maximum power at THD < 1%	106		dB

⁽¹⁾ SNR is calculated relative to 0-dBFS input level.



SERIAL AUDIO PORTS SLAVE MODE

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SCLKIN}	Frequency, SCLK 32 \times f _S , 48 \times f _S , 64 \times f _S	$C_L = 30 pF$	1.024		12.288	MHz
t _{su1}	Setup time, LRCLK to SCLK rising edge		10			ns
t _{h1}	Hold time, LRCLK from SCLK rising edge		10			ns
t _{su2}	Setup time, SDIN to SCLK rising edge		10			ns
t _{h2}	Hold time, SDIN from SCLK rising edge		10			ns
	LRCLK frequency		8	48	48	kHz
	SCLK duty cycle		40%	50%	60%	
	LRCLK duty cycle		40%	50%	60%	
	SCLK rising edges between LRCLK rising edges		32		64	SCLK edges
t _(edge)	LRCLK clock edge with respect to the falling edge of SCLK		-1/4		1/4	SCLK period
tr / tf(SCLK/LRCLK)	Rise/fall time for SCLK/LRCLK				8	ns




Figure 2. Slave Mode Serial Data Interface Timing



I²C SERIAL CONTROL PORT OPERATION

Timing characteristics for I²C Interface signals over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f _{SCL}	Frequency, SCL	No wait states		400	kHz
t _{w(H)}	Pulse duration, SCL high		0.6		μs
t _{w(L)}	Pulse duration, SCL low		1.3		μs
t _r	Rise time, SCL and SDA			300	ns
t _f	Fall time, SCL and SDA			300	ns
t _{su1}	Setup time, SDA to SCL		100		ns
t _{h1}	Hold time, SCL to SDA		0		ns
t _(buf)	Bus free time between stop and start condition		1.3		μs
t _{su2}	Setup time, SCL to start condition		0.6		μs
t _{h2}	Hold time, start condition to SCL		0.6		μs
t _{su3}	Setup time, SCL to stop condition		0.6		μs
C _L	Load capacitance for each bus line			400	pF




Figure 3. SCL and SDA Timing





Figure 4. Start and Stop Conditions Timing



RESET TIMING (RESET)

Control signal parameters over recommended operating conditions (unless otherwise noted). Please refer to Recommended Use Model section on usage of all terminals.

PARAMETER				MAX	UNIT
t _{w(RESET)}	Pulse duration, RESET active	100			us
t _{d(I2C_ready)}	Time to enable I ² C			13.5	ms



System Initialization. Enable via I²C.

T0421-01


NOTE: On power up, it is recommended that the TAS5707 RESET be held LOW for at least 100 µs after DVDD has reached 3.0 V

after PDN is deasserted (HIGH).

NOTE: If the RESET is asserted LOW while PDN is LOW, then the RESET must continue to be held LOW for at least 100 µs


Figure 5. Reset Timing

TYPICAL CHARACTERISTICS, BTL CONFIGURATION





TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 8.





TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

Figure 9.






Figure 11.




TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)





EFFICIENCY

Figure 12.



f – Frequency – Hz

Figure 14.

CROSSTALK vs FREQUENCY





Figure 15.



TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)





DETAILED DESCRIPTION

POWER SUPPLY

To facilitate system design, the TAS5707 needs only a 3.3-V supply in addition to the (typical) 18-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the gate drive circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors.

In order to provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST_X), and power-stage supply pins (PVDD_X). The gate drive voltages (GVDD_AB and GVDD_CD) are derived from the PVDD voltage. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power-supply pins and decoupling capacitors must be avoided.

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (GVDD_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 352 kHz to 384 kHz, it is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X pin is decoupled with a 100-nF ceramic capacitor placed as close as possible to each supply pin.

The TAS5707 is fully protected against erroneous power-stage turnon due to parasitic gate charging.

ERROR REPORTING

Any fault resulting in device shutdown is signaled by the FAULT pin going low (see Table 1). A sticky version of this pin is available on D1 of register 0X02.

Table 1. FAULT Output States

FAULT	DESCRIPTION		
0	Overcurrent (OC) or undervoltage (UVP) error or overtemperature error (OTE) or over voltage ERROR		
1	No faults (normal operation)		

DEVICE PROTECTION SYSTEM

Overcurrent (OC) Protection With Current Limiting

The device has independent, fast-reacting current detectors on all high-side and low-side power-stage FETs. The detector outputs are closely monitored by two protection systems. The first protection system controls the power stage in order to prevent the output current further increasing, i.e., it performs a cycle-by-cycle current-limiting function, rather than prematurely shutting down during combinations of high-level music transients and extreme speaker load impedance drops. If the high-current condition situation persists, i.e., the power stage is being overloaded, a second protection system triggers a latching shutdown, resulting in the power stage being set in the high-impedance (Hi-Z) state. The device returns to normal operation once the fault condition (i.e., a short circuit on the output) is removed. Current limiting and overcurrent protection are not independent for half-bridges. That is, if the bridge-tied load between half-bridges A and B causes an overcurrent fault, half-bridges A, B, C, and D are shut down.



Overtemperature Protection

The TAS5707 has a two-level temperature-protection system that asserts an active-high warning signal (OTW) when the device junction temperature exceeds 125°C (nominal) and, if the device junction temperature exceeds 150°C (nominal), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and FAULT being asserted low. The TAS5707 recovers from shutdown automatically once the temperature drops approximately 30°C. The overtemperature warning (OTW) is disabled once the temperature drops approximately 25°C.

Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5707 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the PVDD and AVDD supply voltages reach 7.6 V and 2.7 V, respectively. Although PVDD and AVDD are independently monitored, a supply voltage drop below the UVP threshold on AVDD or either PVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT being asserted low.

SSTIMER FUNCTIONALITY

The SSTIMER pin uses a capacitor connected between this pin and ground to control the output duty cycle when exiting all-channel shutdown. The capacitor on the SSTIMER pin is slowly charged through an internal current source, and the charge time determines the rate at which the output transitions from a near zero duty cycle to the desired duty cycle. This allows for a smooth transition that minimizes audible pops and clicks. When the part is shutdown the drivers are tristated and transition slowly down through a 3K resistor, similarly minimizing pops and clicks. The shutdown transition time is independent of SSTIMER pin capacitance. Larger capacitors will increase the start-up time, while capacitors smaller than 2.2 nF will decrease the start-up time. The SSTIMER pin should be left floating for BD modulation.

CLOCK, AUTO DETECTION, AND PLL

The TAS5707 is a slave device. It accepts MCLK, SCLK, and LRCLK. The digital audio processor (DAP) supports all the sample rates and MCLK rates that are defined in the clock control register.

The TAS5707 checks to verify that SCLK is a specific value of 32 f_S , 48 f_S , or 64 f_S . The DAP only supports a 1 \times f_S LRCLK. The timing relationship of these clocks to SDIN is shown in subsequent sections. The clock section uses MCLK or the internal oscillator clock (when MCLK is unstable, out of range, or absent) to produce the internal clock (DCLK) running at 512 time the PWM switching frequency.

The DAP can autodetect and set the internal clock control logic to the appropriate settings for all supported clock rates as defined in the clock control register.

TAS5707 has robust clock error handling that uses the bulit-in trimmed oscillator clock to quickly detect changes/errors. Once the system detects a clock change/error, it will mute the audio (through a single step mute) and then force PLL to limp using the internal oscillator as a reference clock. Once the clocks are stable, the system will auto detect the new rate and revert to normal operation. During this process, the default volume will be restored in a single step (also called hard unmute). The ramp process can be programmed to ramp back slowly (also called soft unmute) as defined in volume register (0X0E).

SERIAL DATA INTERFACE

Serial data is input on SDIN. The PWM outputs are derived from SDIN. The TAS5707 DAP accepts serial data in 16-, 20-, or 24-bit left-justified, right-justified, and I²S serial data formats.

PWM Section

The TAS5707 DAP device uses noise-shaping and sophisticated non-linear correction algorithms to achieve high power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise shaper to increase dynamic range and SNR in the audio band. The PWM section accepts 24-bit PCM data from the DAP and outputs two BTL PWM audio output channels.



The PWM section has individual channel dc blocking filters that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz. Individual channel de-emphasis filters for 44.1- and 48-kHz are included and can be enabled and disabled.

Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%.

For detailed description of using audio processing features like DRC and EQ, please refer to User's Guide and TAS570X GDE software development tool documentation. Also refer to GDE software development tool for device data path.

I²C COMPATIBLE SERIAL CONTROL INTERFACE

The TAS5707 DAP has an I²C serial control slave interface to receive commands from a system controller. The serial control interface supports both normal-speed (100-kHz) and high-speed (400-kHz) operations without wait states. As an added feature, this interface operates even if MCLK is absent.


The serial control interface supports both single-byte and multi-byte read and write operations for status registers and the general control registers associated with the PWM.

SERIAL INTERFACE CONTROL AND TIMING

I²S Timing

 I^2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or 64 x f_S is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit clock. The DAP masks unused trailing data bit positions.

2-Channel I²S (Philips Format) Stereo Input




NOTE: All data presented in 2s-complement form with MSB first.

Figure 17. I²S 64-f_S Format




2-Channel I²S (Philips Format) Stereo Input/Output (24-Bit Transfer Word Size)



NOTE: All data presented in 2s-complement form with MSB first.

Figure 18. I²S 48-f_S Format

2-Channel I²S (Philips Format) Stereo Input



NOTE: All data presented in 2s-complement form with MSB first.


Figure 19. I²S 32-f_S Format



Left-Justified

Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or $64 \times f_S$ is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused trailing data bit positions.

2-Channel Left-Justified Stereo Input




NOTE: All data presented in 2s-complement form with MSB first.

Figure 20. Left-Justified 64-f_S Format




2-Channel Left-Justified Stereo Input (24-Bit Transfer Word Size)



NOTE: All data presented in 2s-complement form with MSB first.

Figure 21. Left-Justified 48-f_S Format

2-Channel Left-Justified Stereo Input



NOTE: All data presented in 2s-complement form with MSB first.

Figure 22. Left-Justified 32-f_S Format



Right-Justified

Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or $64 \times f_S$ is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for 24-bit data) after LRCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before LRCLK transitions. The data is written MSB first and is valid on the rising edge of bit clock. The DAP masks unused leading data bit positions.

2-Channel Right-Justified (Sony Format) Stereo Input




Figure 23. Right Justified 64-f_S Format



2-Channel Right-Justified Stereo Input (24-Bit Transfer Word Size)




Figure 24. Right Justified 48-f_S Format

2-Channel Right-Justified (Sony Format) Stereo Input




Figure 25. Right Justified 32-f_S Format



I²C SERIAL CONTROL INTERFACE

The TAS5707 DAP has a bidirectional I²C interface that compatible with the I²C (Inter IC) bus protocol and supports both 100-kHz and 400-kHz data transfer rates for single and multiple byte write and read operations. This is a slave only device that does not support a multimaster bus environment or wait state insertion. The control interface is used to program the registers of the device and to read device status.

The DAP supports the standard-mode I^2C bus operation (100 kHz maximum) and the fast I^2C bus operation (400 kHz maximum). The DAP performs all I^2C operations without I^2C wait cycles.

General I²C Operation

The I²C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially one bit at a time. The address and data can be transferred in byte (8-bit) format, with the most significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is high to indicate a start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. These conditions are shown in Figure 26. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS5707 holds SDA low during the acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.




Figure 26. Typical I²C Sequence

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 26.

The 7-bit address for TAS5707 is 0011 011 (0x36). The 7-bit address for the TAS5707A is 0011 101 (0x3A).

The TAS5707 address can be changed from 0x36 to 0x38 by writing 0x38 to device slave address register 0xF9. The TAS5707A address can be changed from 0x3A to 0x3C by writing 0x3C to device slave address register 0xF9.

Single- and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read/write operations for subaddresses 0x00 to 0x1F. However, for the subaddresses 0x20 to 0xFF, the serial control interface supports only multiple-byte read/write operations (in multiples of 4 bytes).

During multiple-byte read operations, the DAP responds with data, a byte at a time, starting at the subaddress assigned, as long as the master device continues to respond with acknowledges. If a particular subaddress does not contain 32 bits, the unused bits are read as logic 0.



During multiple-byte write operations, the DAP compares the number of bytes transmitted to the number of bytes that are required for each specific subaddress. For example, if a write command is received for a biquad subaddress, the DAP expects to receive five 32-bit words. If fewer than five 32-bit data words have been received when a stop command (or another start command) is received, the data received is discarded.

Supplying a subaddress for each subaddress transaction is referred to as random I²C addressing. The TAS5707 also supports sequential I²C addressing. For write transactions, if a subaddress is issued followed by data for that subaddress and the 15 subaddresses that follow, a sequential I²C write transaction has taken place, and the data for all 16 subaddresses is successfully received by the TAS5707. For I²C sequential write transactions, the subaddress then serves as the start address, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many subaddresses are written. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is accepted; only the incomplete data is discarded.

Single-Byte Write

As shown in Figure 27, a single-byte data write transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit will be a 0. After receiving the correct I²C device address and the read/write bit, the DAP responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the TAS5707 internal memory address being accessed. After receiving the address byte, the TAS5707 again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TAS5707 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data write transfer.




Figure 27. Single-Byte Write Transfer

Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the DAP as shown in Figure 28. After receiving each data byte, the TAS5707 responds with an acknowledge bit.




Figure 28. Multiple-Byte Write Transfer



Single-Byte Read

As shown in Figure 29, a single-byte data read transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal memory address to be read. As a result, the read/write bit becomes a 0. After receiving the TAS5707 address and the read/write bit, TAS5707 responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the TAS5707 address and the read/write bit again. This time the read/write bit becomes a 1, indicating a read transfer. After receiving the address and the read/write bit, the TAS5707 again responds with an acknowledge bit. Next, the TAS5707 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not acknowledge followed by a stop condition to complete the single byte data read transfer.




Figure 29. Single-Byte Read Transfer

Multiple-Byte Read

A multiple-byte data read transfer is identical to a single-byte data read transfer except that multiple data bytes are transmitted by the TAS5707 to the master device as shown in Figure 30. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte.





Figure 30. Multiple Byte Read Transfer



Dynamic Range Control (DRC)

The DRC scheme has a single threshold, offset, and slope (all programmable). There is one ganged DRC for the left/right channels.

The DRC input/output diagram is shown in Figure 31.



Professional-quality dynamic range compression automatically adjusts volume to flatten volume level.

- One DRC for left/right
- The DRC has adjustable threshold, offset, and compression levels
- Programmable energy, attack, and decay time constants
- Transparent compression: compressors can attack fast enough to avoid apparent clipping before engaging, and decay times can be set slow enough to avoid pumping.

Figure 31. Dynamic Range Control




Figure 32. DRC Structure



BANK SWITCHING

The TAS5707 uses an approach called *bank switching* together with automatic sample-rate detection. All processing features that must be changed for different sample rates are stored internally in three banks. The user can program which sample rates map to each bank. By default, bank 1 is used in 32kHz mode, bank 2 is used in 44.1/48 kHz mode, and bank 3 is used for all other rates. Combined with the clock-rate autodetection feature, bank switching allows the TAS5707 to detect automatically a change in the input sample rate and switch to the appropriate bank without any MCU intervention.

An external controller configures bankable locations (0x29-0x36 and 0x3A-0x3C) for all three banks during the initialization sequence.

If auto bank switching is enabled (register 0x50, bits 2:0), then the TAS5707 automatically swaps the coefficients for subsequent sample rate changes, avoiding the need for any external controller intervention for a sample rate change.

By default, bits 2:0 have the value 000; indicating that bank switching is disabled. In that state, updates to bankable locations take immediate effect. A write to register 0x50 with bits 2:0 being 001, 010, or 011 brings the system into the coefficient-bank-update state *update bank1*, *update bank2*, or *update bank3*, respectively. Any subsequent write to bankable locations updates the coefficient banks stored outside the DAP. After updating all the three banks, the system controller should issue a write to register 0x50 with bits 2:0 being 100; this changes the system state to automatic bank switching mode. In automatic bank switching mode, the TAS5707 automatically swaps banks based on the sample rate.

Command sequences for updating DAP coefficients can be summarized as follows:

 Bank switching disabled (default): DAP coefficient writes take immediate effect and are not influenced by subsequent sample rate changes.

ΛR

Bank switching enabled:

- (a) Update bank-1 mode: Write "001" to bits 2:0 of reg 0x50. Load the 32 kHz coefficients.
- (b) Update bank-2 mode: Write "010" to bits 2:0 of reg 0x50. Load the 48 kHz coefficients.
- (c) Update bank-3 mode: Write "011" to bits 2:0 of reg 0x50. Load the other coefficients.
- (d) Enable automatic bank switching by writing "100" to bits 2:0 of reg 0x50.

26-Bit 3.23 Number Format

All mixer gain coefficients are 26-bit coefficients using a 3.23 number format. Numbers formatted as 3.23 numbers means that there are 3 bits to the left of the decimal point and 23 bits to the right of the decimal point. This is shown in Figure 33.




Figure 33. 3.23 Format



The decimal value of a 3.23 format number can be found by following the weighting shown in Figure 33. If the most significant bit is logic 0, the number is a positive number, and the weighting shown yields the correct number. If the most significant bit is a logic 1, then the number is a negative number. In this case every bit must be inverted, a 1 added to the result, and then the weighting shown in Figure 34 applied to obtain the magnitude of the negative number.





Figure 34. Conversion Weighting Factors—3.23 Format to Floating Point

Gain coefficients, entered via the I²C bus, must be entered as 32-bit binary numbers. The format of the 32-bit number (4-byte or 8-digit hexadecimal number) is shown in Figure 35



u = unused or don't care bits Digit = hexadecimal digit

M0127-01

Figure 35. Alignment of 3.23 Coefficient in 32-Bit I²C Word

Table 2. Sample Calculation for 3.23 Format

db	Linear	Decimal	Hex (3.23 Format)
0	1	8388608	00800000
5	1.7782794	14917288	00E39EA8
- 5	0.5623413	4717260	0047FACC
X	$L = 10^{(X/20)}$	D = 8388608 × L	H = dec2hex (D, 8)

Table 3. Sample Calculation for 9.17 Format

db	Linear	Decimal	Hex (9.17 Format)
0	1	131072	20000
5	1.77	231997	38A3D
- 5	0.56	73400	11EB8
Х	$L = 10^{(X/20)}$	D = 131072 × L	H = dec2hex (D, 8)



Recommended Use Model

T0419-01 Powerdown — 0 ns 2 µs $2 \, \mu s$ Stable and Valid Clocks (de 1 ms + 1.3 t_{stop} Shutdown 50 ms Enter Volume and Mute Commands Normal Operation Clock Changes/Errors OK (2) 4-1 ms + 1.3 t_{start} M - 1 ms + 1.3 t_{start} t_{PLL} (1) - t_{PLL} (1) — Stable and Valid Clocks (1) f_{PLL} has to be greater than 240 ms + 1.3 t_{Start}. This constraint only applies to the first tim command following AVDD/DVDD power-up. It does not apply to trim commands following subsequent resets.
(2) t_{Start} t_{Stop} = PWM start/stop time as defined in register 0X1A Initialization 50 ms 100 μs/ o ns 0 ns 3 V AVDD/DVDD PDN PVDD RESET ²S

Figure 36. Recommended Command Sequence






Figure 37. Power Loss Sequence

Recommended Command Sequences

The DAP has two groups of commands. One set is for configuration and is intended for use only during initialization. The other set has built-in click and pop protection and may be used during normal operation while audio is streaming. The following supported command sequences illustrate how to initialize, operate, and shutdown the device.

Initialization Sequence

Use the following sequence to power-up and initialize the device:

- 1. Hold all digital inputs low and ramp up AVDD/DVDD to at least 3V.
- 2. Initialize digital inputs and PVDD supply as follows:
 - Drive RESETZ=0, PDNZ=1, and other digital inputs to their desired state while ensuring that all are never more than 2.5V above AVDD/DVDD. Provide stable and valid I2S clocks (MCLK, LRCLK, and SCLK). Wait at least 100us, drive RESETZ=1, and wait at least another 13.5ms.
 - Ramp up PVDD to at least 8V while ensuring that it remains below 6V for at least 100us after AVDD/DVDD reaches 3V. Then wait at least another 10us.
- 3. Trim oscillator (write 0x00 to register 0x1B) and wait at least 50ms.
- 4. Configure the DAP via I²C (see Users's Guide for typical values):

Biquads (0x29-36)

DRC parameters (0x3A-3C, 0x40-42, and 0x46)

Bank select (0x50)

- 5. Configure remaining registers
- Exit shutdown (sequence defined below).



Normal Operation

The following are the only events supported during normal operation:

- (a) Writes to master/channel volume registers
- (b) Writes to soft mute register
- (c) Enter and exit shutdown (sequence defined below)
- (d) Clock errors and rate changes

Note: Events (c) and (d) are not supported for 240ms+1.3*Tstart after trim following AVDD/DVDD powerup ramp (where Tstart is specified by register 0x1A).

Shutdown Sequence

Enter:

- Ensure I2S clocks have been stable and valid for at least 50ms.
- 2. Write 0x40 to register 0x05.
- Wait at least 1ms+1.3*Tstop (where Tstop is specified by register 0x1A).
- 4. Once in shutdown, stable clocks are not required while device remains idle.
- 5. If desired, reconfigure by ensuring that clocks have been stable and valid for at least 50ms before returning to step 4 of initialization sequence.

Exit:

- 1. Ensure I2S clocks have been stable and valid for at least 50ms.
- 2. Write 0x00 to register 0x05 (exit shutdown command may not be serviced for as much as 240ms after trim following AVDD/DVDD powerup ramp).
- 3. Wait at least 1ms+1.3*Tstart (where Tstart is specified by register 0x1A).
- 4. Proceed with normal operation.

Powerdown Sequence

Use the following sequence to powerdown the device and its supplies:

- 1. If time permits, enter shutdown (sequence defined above); else, in case of sudden power loss, assert PDNZ=0 and wait at least 2ms.
- Assert RESETZ=0.
- 3. Drive digital inputs low and ramp down PVDD supply as follows:
 - Drive all digital inputs low after RESETZ has been low for at least 2us.
 - Ramp down PVDD while ensuring that it remains above 8V until RESETZ has been low for at least 2us.
- 4. Ramp down AVDD/DVDD while ensuring that it remains above 3V until PVDD is below 6V and that it is never more than 2.5V below the digital inputs.



Table 4. Serial Control Interface Register Summary

SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	INITIALIZATION VALUE
			A u indicates unused bits.	
0x00	Clock control register	1	Description shown in subsequent section	0x6C
0x01	Device ID register	1	Description shown in subsequent section	0x70
0x02	Error status register	1	Description shown in subsequent section	0x00
0x03	System control register 1	1	Description shown in subsequent section	0xA0
0x04	Serial data interface register	1	Description shown in subsequent section	0x05
0x05	System control register 2	1	Description shown in subsequent section	0x40
0x06	Soft mute register	1	Description shown in subsequent section	0x00
0x07	Master volume	1	Description shown in subsequent section	0xFF (mute)
0x08	Channel 1 vol	1	Description shown in subsequent section	0x30 (0 dB)
0x09	Channel 2 vol	1	Description shown in subsequent section	0x30 (0 dB)
0x0A	Fine master volume	1	Description shown in subsequent section	0x00 (0 dB)
0x0B-0X0D		1	Reserved ⁽¹⁾	
0x0E	Volume configuration register	1	Description shown in subsequent section	0x91
0x0F		1	Reserved ⁽¹⁾	
0x10	Modulation limit register	1	Description shown in subsequent section	0x02
0x11	IC delay channel 1	1	Description shown in subsequent section	0xAC
0x12	IC delay channel 2	1	Description shown in subsequent section	0x54
0x13	IC delay channel 3	1	Description shown in subsequent section	0xAC
0x14	IC delay channel 4	1	Description shown in subsequent section	0x54
0x15-0x19		1	Reserved ⁽¹⁾	
0x1A	Start/stop period register	1	Description shown in subsequent section	0x0F
0x1B	Oscillator trim register	1	Description shown in subsequent section	0x82
0x1C	BKND_ERR register	1	Description shown in subsequent section	0x02
0x1D-0x1F		1	Reserved ⁽¹⁾	
0x20	Input MUX register	4	Description shown in subsequent section	0x0001 7772
0x21-0X24		4	Reserved ⁽¹⁾	
0x25	PWM MUX register	4	Description shown in subsequent section	0x0102 1345
0x26-0x28		4	Reserved ⁽¹⁾	
0x29	ch1_bq[0]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2A	ch1_bq[1]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2B	ch1_bq[2]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000

(1) Reserved registers should not be accessed.



Table 4. Serial Control Interface Register Summary (continued)

UBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	INITIALIZATION VALUE
0x2C	ch1_bq[3]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2D	ch1_bq[4]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2E	ch1_bq[5]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2F	ch1_bq[6]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x30	ch2_bq[0]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x31	ch2_bq[1]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x32	ch2_bq[2]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x33	ch2_bq[3]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x34	ch2_bq[4]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000



Table 4. Serial Control Interface Register Summary (continued)

SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	INITIALIZATION VALUE
0x35	ch2_bq[5]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x36	ch2_bq[6]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x37-0x39			Reserved ⁽²⁾	
0x3A	DRC ae ⁽³⁾	- 8	u[31:26], ae[25:0]	0x0080 0000
UX3A	DRC (1 – ae)	0	u[31:26], (1 – ae)[25:0]	0x0000 0000
OvaD	DRC aa	0	u[31:26], aa[25:0]	0x0080 0000
0x3B	DRC (1 – aa)	8	u[31:26], (1 – aa)[25:0]	0x0000 0000
0x3C	DRC ad	0	u[31:26], ad[25:0]	0x0080 0000
UX3C	DRC (1 – ad)	8	u[31:26], (1 – ad)[25:0]	0x0000 0000
0x3D-0x3F			Reserved ⁽²⁾	
0x40	DRC-T	4	T[31:0] (9.23 format)	0xFDA2 1490
0x41	DRC-K	4	u[31:26], K[25:0]	0x0384 2109
0x42	DRC-O	4	u[31:26], O[25:0]	0x0008 4210
0x43-0x45			Reserved ⁽²⁾	
0x46	DRC control	4	Description shown in subsequent section	0x0000 0000
0x47-0x4F			Reserved ⁽²⁾	
0x50	Bank switch control	4	Description shown in subsequent section	0x0F70 8000
0x51-0xC9			Reserved ⁽²⁾	
0xCA		8	Reserved ⁽²⁾	
0xCB-0xF8			Reserved ⁽²⁾	
0xF9	Update device address register	4	New Dev Id[7:1], ZERO[0] (New Dev Id = 0x38), (7:1) defines the new device address	0x00000036
0xFA-0xFF			Reserved ⁽²⁾	

⁽²⁾ Reserved registers should not be accessed.

All DAP coefficients are 3.23 format unless specified otherwise.

^{(3) &}quot;ae" stands for ∞ of energy filter, "aa" stands for ∞ of attack filter and "ad" stands for ∞ of decay filter and 1- ∞ = ω .



CLOCK CONTROL REGISTER (0x00)

The clocks and data rates are automatically determined by the TAS5707. The clock control register contains the auto-detected clock status. Bits D7–D5 reflect the sample rate. Bits D4–D2 reflect the MCLK frequency. The device accepts a $64-f_{\rm S}$ or $32-f_{\rm S}$ SCLK rate for all MCLK rates, but accepts a $48-f_{\rm S}$ SCLK rate for MCLK rates of $192~f_{\rm S}$ and $384~f_{\rm S}$ only.

Table 5. Clock Control Register (0x00)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
0	0	0	-	-	-	-	_	f _S = 32-kHz sample rate	
0	0	1	_	-	-	_	ı	Reserved ⁽¹⁾	
0	1	0	-	-	_	_	_	Reserved ⁽¹⁾	
0	1	1	_	-	1	_	-	f _S = 44.1/48-kHz sample rate ⁽²⁾	
1	0	0	-	ı	1	_	ı	fs = 16-kHz sample rate	
1	0	1	-	-	_	_	-	fs = 22.05/24 -kHz sample rate	
1	1	0	-	-	_	_	-	fs = 8-kHz sample rate	
1	1	1	-	-	_	_	-	fs = 11.025/12 -kHz sample rate	
-	-	-	0	0	0	_	-	MCLK frequency = 64 × f _S ⁽³⁾	
-	-	-	0	0	1	_	-	MCLK frequency = 128 × f _S ⁽³⁾	
-	-	_	0	1	0	_	1	MCLK frequency = 192 × f _S ⁽⁴⁾	
_	1	-	0	1	1	_	-	MCLK frequency = 256 × f _S (2) (5)	
-	-	-	1	0	0	_	-	MCLK frequency = 384 × f _S	
-	-	-	1	0	1	_	-	MCLK frequency = 512 × f _S	
-	-	-	1	1	0	_	-	Reserved ⁽¹⁾	
-	ı	_	1	1	1	_	ı	Reserved ⁽¹⁾	
-	ı	-	_	-	ı	0	ı	Reserved ⁽¹⁾	
-	-	-	_	-	_	_	0	Reserved ⁽¹⁾	

- (1) Reserved registers should not be accessed.
- (2) Default values are in **bold**.
- (3) Only available for 44.1 kHz and 48 kHz rates.
- (4) Rate only available for 32/44.1/48 KHz sample rates
- (5) Not available at 8 kHz

DEVICE ID REGISTER (0x01)

The device ID register contains the ID code for the firmware revision.

Table 6. General Status Register (0x01)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
Χ	-	-	-	-	1	_	1	Reserved
_	1	1	1	0	0	0	0	Identification code



ERROR STATUS REGISTER (0x02)

The error bits are sticky and are not cleared by the hardware. This means that the software must clear the register (write zeroes) and then read them to determine if they are persistent errors.

Error Definitions:

- MCLK Error: MCLK frequency is changing. The number of MCLKs per LRCLK is changing.
- SCLK Error: The number of SCLKs per LRCLK is changing.
- LRCLK Error: LRCLK frequency is changing.
- Frame Slip: LRCLK phase is drifting with respect to internal frame sync.

Table 7. Error Status Register (0x02)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
1	-	ı	1	ı	-	_	-	MCLK error	
-	1	ı	1	ı	-	_	-	PLL autolock error	
-	-	1	-	-	-	_	_	SCLK error	
_	-	-	1	-	_	_	ı	LRCLK error	
-	-	-	_	1	-	_	_	Frame slip	
-	-	-	_	-	-	1	_	Overcurrent, overtemperature, overvoltage or undervoltage error	
-	-	-	_	-	-	_	1	Overtemperature warning (sets around 125°)	
0	0	0	0	0	0	0	0	No errors ⁽¹⁾	

⁽¹⁾ Default values are in **bold**.

SYSTEM CONTROL REGISTER 1 (0x03)

The system control register 1 has several functions:

Bit D7: If 0, the dc-blocking filter for each channel is disabled.

If 1, the dc-blocking filter (-3 dB cutoff <1 Hz) for each channel is enabled (default).

Bit D5: If 0, use soft unmute on recovery from clock error. This is a slow recovery. Unmute takes same

time as volume ramp defined in reg 0X0E.

If 1, use hard unmute on recovery from clock error (default). This is a fast recovery, a single step

volume ramp

Bits D1-D0: Select de-emphasis

Table 8. System Control Register 1 (0x03)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
0	_	ı	_	ı	_	-	_	PWM high-pass (dc blocking) disabled	
1	-	-	_	-	_	_	_	PWM high-pass (dc blocking) enabled ⁽¹⁾	
-	0	-	_	_	-	_	_	Reserved (1)	
-	-	0	-	-	-	_	_	Soft unmute on recovery from clock error	
-	-	1	_	-	-	_	_	Hard unmute on recovery from clock error ⁽¹⁾	
-	-	-	0	-	-	_	_	Reserved (1)	
-	-	-	_	0	-	_	_	Reserved (1)	
-	-	-	_	_	0	_	_	Reserved ⁽¹⁾	
-	-	-	_	-	-	0	0	No de-emphasis ⁽¹⁾	
_	_	_	_	_	_	0	1	De-emphasis for f _S = 32 kHz	
_	-	_	_	_	-	1	0	Reserved	
_	_	_	_	_	_	1	1	De-emphasis for f _S = 48 kHz	

⁽¹⁾ Default values are in bold.

Submit Documentation Feedback



SERIAL DATA INTERFACE REGISTER (0x04)

As shown in Table 9, the TAS5707 supports 9 serial data modes. The default is 24-bit, I²S mode,

Table 9. Serial Data Interface Control Register (0x04) Format

RECEIVE SERIAL DATA INTERFACE FORMAT	WORD LENGTH	D7-D4	D3	D2	D1	D0
Right-justified	16	0000	0	0	0	0
Right-justified	20	0000	0	0	0	1
Right-justified	24	0000	0	0	1	0
l ² S	16	000	0	0	1	1
I ² S	20	0000	0	1	0	0
I ² S ⁽¹⁾	24	0000	0	1	0	1
Left-justified	16	0000	0	1	1	0
Left-justified	20	0000	0	1	1	1
Left-justified	24	0000	1	0	0	0
Reserved		0000	1	0	0	1
Reserved		0000	1	0	1	0
Reserved		0000	1	0	1	1
Reserved		0000	1	1	0	0
Reserved		0000	1	1	0	1
Reserved		0000	1	1	1	0
Reserved		0000	1	1	1	1

⁽¹⁾ Default values are in bold.



SYSTEM CONTROL REGISTER 2 (0x05)

When bit D6 is set low, the system exits all channel shutdown and starts playing audio; otherwise, the outputs are shut down(hard mute).

Table 10. System Control Register 2 (0x05)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	-	1	ı	ı	-	-	-	Reserved (1)
_	1	_	-	-	_	_	_	Enter all channel shut down (hard mute). ⁽¹⁾
-	0	1	ı	ı	-	-	-	Exit all-channel shutdown (normal operation)
_	_	0	0	0	0	0	0	Reserved (1)

⁽¹⁾ Default values are in **bold**.

SOFT MUTE REGISTER (0x06)

Writing a 1 to any of the following bits sets the output of the respective channel to 50% duty cycle (soft mute).

Table 11. Soft Mute Register (0x06)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
_	-	_	ı	-	-	-	1	Soft mute channel 1
_	_	_	-	_	_	_	0	Soft unmute channel 1
_	-	_	ı	-	-	1	ı	Soft mute channel 2
_	_	_	-	_	-	0	_	Soft unmute channel 2
0	0	0	0	0	0	_		Reserved

Submit Documentation Feedback

www.ti.com

VOLUME REGISTERS (0x07, 0x08, 0x09)

Step size is 0.5 dB.

 $\begin{array}{lll} \text{Master volume} & & -0x07 \text{ (default is mute)} \\ \text{Channel-1 volume} & & -0x08 \text{ (default is 0 dB)} \\ \text{Channel-2 volume} & & -0x09 \text{ (default is 0 dB)} \\ \end{array}$

Table 12. Volume Registers (0x07, 0x08, 0x09)

D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	FUNCTION						
0	0	0	0	0	0	0	0	dB						
0	0	1	1	0	0	0	0	dB (default for individual channel volume) ⁽¹⁾						
1	1	0	0	1	1	0	1	-78.5 dB						
1	1	0	0	1	1	1	0	-79.0 dB						
1	1	0	0	1	1	1	1	Values between 0xCF and 0xFE are Reserved						
1	1	1	1	1	1	1	1	MUTE (default for master volume)						

⁽¹⁾ Default values are in **bold**.



MASTER FINE VOLUME REGISTER (0x0A)

This register can be used to provide precision tuning of master volume.

Table 13. Master Fine Volume Register (0x0A)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
_	_	_	-	-	-	0	0	0 dB ⁽¹⁾
_	-	_	1	1	1	0	1	0.125 dB
_	-	_	1	1	1	1	0	0.25 dB
_	-	_	1	1	1	1	1	0.375 dB
1	-	_	1	1	1	-	1	Write enable bit
0	_	_	-	-	-	-	-	Ignore Write to register 0X0A

⁽¹⁾ Default values are in bold.

VOLUME CONFIGURATION REGISTER (0x0E)

Bits Volume slew rate (Used to control volume change and MUTE ramp rates). These bits control the D2-D0: number of steps in a volume ramp. Volume steps occur at a rate that depends on the sample rate of

the I2S data as follows

Sample Rate (KHz) Approximate Ramp Rate

8/16/32 125 us/step 11.025/22.05/44.1 90.7 us/step 12/24/48 83.3 us/step

Table 14. Volume Control Register (0x0E)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	0	0	1	0	_	_	_	Reserved (1)
_	1	1	ı	-	0	0	0	Volume slew 512 steps (43 ms volume ramp time at 48kHz)
_	1	1	ı	-	0	0	1	Volume slew 1024 steps (85 ms volume ramp time at 48kHz) (1)
_	1	1	ı	-	0	1	0	Volume slew 2048 steps (171 ms volume ramp time at 48kHz)
_	1	1	ı	-	0	1	1	Volume slew 256 steps (21ms volume ramp time at 48kHz)
_	_	-		_	1	Х	Х	Reserved

Product Folder Link(s): TAS5707 TAS5707A

(1) Default values are in **bold**.



MODULATION LIMIT REGISTER (0x10)

The modulation limit is the maximum duty cycle of the PWM output waveform.

Table 15. Modulation Limit Register (0x10)

D7	D6	D5	D4	D3	D2	D1	D0	MODULATION LIMIT
-	_	_	_	_	0	0	0	99.2%
-	-	_	-	_	0	0	1	98.4%
-	_	_	-	_	0	1	0	97.7%
-	_	_	-	_	0	1	1	96.9%
-	_	_	-	_	1	0	0	96.1%
-	-	-	-	-	1	0	1	95.3%
-	-	_	-	_	1	1	0	94.5%
-	-	_	-	_	1	1	1	93.8%
0	0	0	0	0	-	-	-	RESERVED

INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, and 0x14)

Internal PWM channels 1, 2, $\overline{1}$, and $\overline{2}$ are mapped into registers 0x11, 0x12, 0x13, and 0x14.

Table 16. Channel Interchannel Delay Register Format

BITS DEFINITION	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	0	0	0	0	0	0	-	_	Minimum absolute delay, 0 DCLK cycles
	0	1	1	1	1	1	-	_	Maximum positive delay, 31 × 4 DCLK cycles
	1	0	0	0	0	0	-	_	Maximum negative delay, -32 x 4 DCLK cycles
							0	0	RESERVED
SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	Delay = (value) × 4 DCLKs
0x11	1	0	1	0	1	1	_	_	Default value for channel 1 ⁽¹⁾
0x12	0	1	0	1	0	1	_	_	Default value for channel 2 ⁽¹⁾
0x13	1	0	1	0	1	1	_	_	Default value for channel 1 (1)
0x14	0	1	0	1	0	1	-	_	Default value for channel 2 (1)

⁽¹⁾ Default values are in **bold**.

ICD settings have high impact on audio performance (e.g., dynamic range, THD, crosstalk etc.) Therefore, appropriate ICD settings must be used. By default, the device has ICD settings for AD mode. If used in BD mode, then update these registers before coming out of all-channel shutdown.

REGISTER	AD MODE	BD MODE
0x11	0xAC	0xB8
0x12	0x54	0x60
0x13	0xAC	0xA0
0x14	0x54	0x48



START/STOP PERIOD REGISTER (0x1A)

This register is used to control the soft-start and soft-stop period following an enter/exit all channel shut down command or change in the PDN state. This helps reduce pops and clicks at start-up and shutdown. The times are only approximate and vary depending on device activity level and I2S clock stability.

Table 17. Start/Stop Period Register (0x1A)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	_	_	_	_	_	Reserved
_	1	_	0	0	_	_	_	No 50% duty cycle start/stop period
-	-	_	0	1	0	0	0	16.5-ms 50% duty cycle start/stop period
_	-	_	0	1	0	0	1	23.9-ms 50% duty cycle start/stop period
_	-	_	0	1	0	1	0	31.4-ms 50% duty cycle start/stop period
-	-	_	0	1	0	1	1	40.4-ms 50% duty cycle start/stop period
_	-	_	0	1	1	0	0	53.9-ms 50% duty cycle start/stop period
_	-	_	0	1	1	0	1	70.3-ms 50% duty cycle start/stop period
-	1	_	0	1	1	1	0	94.2-ms 50% duty cycle start/stop period
-	1	_	0	1	1	1	1	125.7-ms 50% duty cycle start/stop period ⁽¹⁾
-	1	_	1	0	0	0	0	164.6-ms 50% duty cycle start/stop period
-	1	_	1	0	0	0	1	239.4-ms 50% duty cycle start/stop period
-	ı	_	1	0	0	1	0	314.2-ms 50% duty cycle start/stop period
-	1	_	1	0	0	1	1	403.9-ms 50% duty cycle start/stop period
-	1	_	1	0	1	0	0	538.6-ms 50% duty cycle start/stop period
_	ı	_	1	0	1	0	1	703.1-ms 50% duty cycle start/stop period
-	1	_	1	0	1	1	0	942.5-ms 50% duty cycle start/stop period
-	ı	_	1	0	1	1	1	1256.6-ms 50% duty cycle start/stop period
-	1	_	1	1	0	0	0	1728.1-ms 50% duty cycle start/stop period
-	1	_	1	1	0	0	1	2513.6-ms 50% duty cycle start/stop period
-	1	_	1	1	0	1	0	3299.1-ms 50% duty cycle start/stop period
-	1	_	1	1	0	1	1	4241.7-ms 50% duty cycle start/stop period
-	-	_	1	1	1	0	0	5655.6-ms 50% duty cycle start/stop period
_	_	_	1	1	1	0	1	7383.7-ms 50% duty cycle start/stop period
_	_	_	1	1	1	1	0	9897.3-ms 50% duty cycle start/stop period
_	_	_	1	1	1	1	1	13,196.4-ms 50% duty cycle start/stop period

⁽¹⁾ Default values are in bold.

Submit Documentation Feedback



OSCILLATOR TRIM REGISTER (0x1B)

The TAS5707 PWM processor contains an internal oscillator to support autodetect of I2S clock rates. This reduces system cost because an external reference is not required. Currently, TI recommends a reference resistor value of $18.2 \text{ k}\Omega$ (1%). This should be connected between OSC_RES and DVSSO.

Writing 0X00 to reg 0X1B enables the trim that was programmed at the factory.

Note that trim must always be run following reset of the device.

Table 18. Oscillator Trim Register (0x1B)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION			
1	_	-	_	-	_	_	_	Reserved (1)			
_	0	-	_	-	_	_	_	Oscillator trim not done (read-only) (1)			
-	1	-	1	1	-	-	_	Oscillator trim done (read only)			
_	_	0	0	0	0	-	_	- Reserved ⁽¹⁾			
_	_	-	_	-	_	0	_	Select factory trim (Write a 0 to select factory trim; default is 1.)			
_	-	-	_	-	_	1	_	Factory trim disabled ⁽¹⁾			
_	_	_	_	_	_	_	0	Reserved ⁽¹⁾			

⁽¹⁾ Default values are in bold.

BKND_ERR REGISTER (0x1C)

When a back-end error signal is received from the internal power stage, the power stage is reset stopping all PWM activity. Subsequently, the modulator waits approximately for the time listed in Table 19 before attempting to re-start the power stage.

Table 19. BKND_ERR Register (0x1C)⁽¹⁾

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	Χ	Reserved
_	_	_	_	0	0	1	0	Set back-end reset period to 299 ms ⁽²⁾
_	_	_	-	0	0	1	1	Set back-end reset period to 449 ms
_	_	_	-	0	1	0	0	Set back-end reset period to 598 ms
_	_	_	-	0	1	0	1	Set back-end reset period to 748 ms
_	_	_	_	0	1	1	0	Set back-end reset period to 898 ms
_	_	_	-	0	1	1	1	Set back-end reset period to 1047 ms
_	_	_	_	1	0	0	0	Set back-end reset period to 1197 ms
_	_	_	-	1	0	0	1	Set back-end reset period to 1346 ms
_	_	_	_	1	0	1	Х	Set back-end reset period to 1496 ms
_	_	_	_	1	1	Х	Х	Set back-end reset period to 1496 ms

⁽¹⁾ This register can be written only with a "non-Reserved" value. Also this register can be written once after the reset.

(2) Default values are in **bold**.



INPUT MULTIPLEXER REGISTER (0x20)

This register controls the modulation scheme (AD or BD mode) as well as the routing of I2S audio to the internal channels.

Table 20. Input Multiplexer Register (0x20)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
0	_	_	_	_	_	_	_	Channel-1 AD mode
1	_	_	_	_	_	_	_	Channel-1 BD mode
_	0	0	0	_	_	_	_	SDIN-L to channel 1 ⁽¹⁾
_	0	0	1	_	_	_	_	SDIN-R to channel 1
_	0	1	0	_	_	_	_	Reserved
_	0	1	1	-	_	_	-	Reserved
_	1	0	0	-	_	_	-	Reserved
_	1	0	1	_	_	_	_	Reserved
_	1	1	0	_	_	_	_	Ground (0) to channel 1
_	1	1	1	-	_	-	_	Reserved
_	_	_	-	0	_	_	-	Channel 2 AD mode
_	_	_	-	1	_	_	-	Channel 2 BD mode
_	_	_	-	_	0	0	0	SDIN-L to channel 2
_	_	_	-	_	0	0	1	SDIN-R to channel 2 ⁽¹⁾
_	_	_	_	_	0	1	0	Reserved
_	_	_	_	_	0	1	1	Reserved
_	_	_	_	_	1	0	0	Reserved
_	_	_	_	_	1	0	1	Reserved
_	_	_	_	_	1	1	0	Ground (0) to channel 2
_	_	_	_	_	1	1	1	Reserved
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
0	1	1	1	0	1	1	1	Reserved (1)
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	1	1	1	0	0	1	0	Reserved (1)

⁽¹⁾ Default values are in **bold**.

PWM OUTPUT MUX REGISTER (0x25)

This DAP output mux selects which internal PWM channel is output to the external pins. Any channel can be output to any external output pin.

Bits D21–D20: Selects which PWM channel is output to OUT_A
Bits D17–D16: Selects which PWM channel is output to OUT_B
Bits D13–D12: Selects which PWM channel is output to OUT_C
Bits D09–D08: Selects which PWM channel is output to OUT_D

Note that channels are enclosed so that channel 1 = 0x00, channel 2 = 0x01, channel $\overline{1} = 0x02$, and channel $\overline{2} = 0x03$.

6 Submit Documentation Feedback



Table 21. PWM Output Mux Register (0x25)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	1	Reserved ⁽¹⁾
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
0	0	_	_	_	_	_	_	Reserved ⁽¹⁾
_	-	0	0	-	_	_	_	Multiplex channel 1 to OUT_A ⁽¹⁾
_	-	0	1	-	_	_	_	Multiplex channel 2 to OUT_A
_	-	1	0	-	_	_	_	Multiplex channel 1 to OUT_A
_	-	1	1	-	_	_	_	Multiplex channel 2 to OUT_A
_	-	-	-	0	0	_	_	Reserved (1)
_	ı	ı	-	ı	-	0	0	Multiplex channel 1 to OUT_B
_	-	-	_	-	-	0	1	Multiplex channel 2 to OUT_B
_	-	-	-	-	_	1	0	Multiplex channel 1 to OUT_B (1)
_	I	ı	-	ı	_	1	1	Multiplex channel 2 to OUT_B
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
D15	D14 0	D13	D12	D11 -	D10 -	D9 _	D8 _	FUNCTION Reserved (1)
					_	_		
		_	_	-	_	_	_	Reserved (1)
	0 –	- 0	_ 0	-	_	-		Reserved ⁽¹⁾ Multiplex channel 1 to OUT_C
0 -	0 - -	- 0 0	- 0 1	- - -	_ _ _	- -	_ _ _	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C
0 - - -	0 - -	- 0 0	- 0 1 0	- - -	_ _ _ _	_ _ _ _	_ _ _ _	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C
0 - - -	0 - -	- 0 0	- 0 1 0	- - - -	- - -	- - - -	- - - -	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C Multiplex channel 2 to OUT_C Reserved (1) Multiplex channel 1 to OUT_D
0 - - -	0 - -	- 0 0	- 0 1 0 1 -	- - - -	- - -	- - - -	- - - -	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C Multiplex channel 2 to OUT_C Reserved (1) Multiplex channel 1 to OUT_D Multiplex channel 2 to OUT_D
0 - - - - -	0 - - - - -	- 0 0 1 1 - -	- 0 1 0 1 - -	- - - - - 0	- - - - - 0	- - - - - - 0 0	- - - - - - 0 1	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C Reserved (1) Multiplex channel 1 to OUT_D Multiplex channel 2 to OUT_D Multiplex channel 1 to OUT_D Multiplex channel 1 to OUT_D
0 - - - - - -	0 - - - - -	- 0 0 1 1 - -	- 0 1 0 1 - -	- - - - - 0	- - - - - 0	- - - - - - 0	- - - - - - 0	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C Multiplex channel 2 to OUT_C Reserved (1) Multiplex channel 1 to OUT_D Multiplex channel 2 to OUT_D
0 - - - - - -	0 - - - - -	- 0 0 1 1 - -	- 0 1 0 1	- - - - - 0	- - - - - 0	- - - - - - 0 0	- - - - - - 0 1	Reserved (1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C(1) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C Reserved (1) Multiplex channel 1 to OUT_D Multiplex channel 2 to OUT_D Multiplex channel 1 to OUT_D Multiplex channel 1 to OUT_D

⁽¹⁾ Default values are in **bold**.

DRC CONTROL (0x46)

Each DRC can be enabled independently using the DRC control register. The DRCs are disabled by default.

Table 22. DRC Control Register (0x46)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION	
0	0	0	0	0	0	0	0	Reserved (1)	
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION	
0	0	0	0	0	0	0	0	Reserved (1)	
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION	
0	0	0	0	0	0	0	0	Reserved (1)	
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
_	_	_	_	_	-	_	0	DRC turned OFF ⁽¹⁾	
_	_	_	_	_	_	_	1	DRC turned ON	
0	0	0	0	0	0	0	-	Reserved (1)	

⁽¹⁾ Default values are in **bold**.



BANK SWITCH AND EQ CONTROL (0x50)

Table 23. Bank Switching Command

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION			
0	_	_	_	_	_	_	_	32 kHz, does not use bank 3 ⁽¹⁾			
1	_	-	_	_	_	_	_	32 kHz, uses bank 3			
_	0	-	_	_	_	_	_	Reserved ⁽¹⁾			
_	_	0	_	_	_	_	_	Reserved ⁽¹⁾			
_	_	-	0	_	_	_	_	44.1/48 kHz, does not use bank 3 ⁽¹⁾			
_	_	1	1	_	_	_	_	44.1/48 kHz, uses bank 3			
_	_	-	_	0	_	_	_	16 kHz, does not use bank 3			
_	_	-	_	1	_	_	_	16 kHz, uses bank 3 ⁽¹⁾			
_	_	1	_	_	0	_	_	22.025/24 kHz, does not use bank 3			
_	_	ı	_	_	1	_	_	22.025/24 kHz, uses bank 3 ⁽¹⁾			
-	-	-	-	_	-	0	_	8 kHz, does not use bank 3			
-	-	-	_	_	_	1	_	8 kHz, uses bank 3 ⁽¹⁾			
_	_	-	_	_	-	_	0	11.025 kHz/12, does not use bank 3			
	-	ı	-	_	-	-	1	11.025/12 kHz, uses bank 3 ⁽¹⁾			
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION			
0	_	-	_	_	_	_	_	32 kHz, does not use bank 2 (1)			
1	_	-	_	_	_	_	_	32 kHz, uses bank 2			
_	1	-	_	_	_	_	_	Reserved (1)			
_	_	1	_	_	_	_	_	Reserved (1)			
-	-	-	0	_	-	_	_	44.1/48 kHz, does not use bank 2			
-	_	-	1	_	_	_	-	44.1/48 kHz, uses bank 2 ⁽¹⁾			
_	_	ı	_	0	_	_	_	16 kHz, does not use bank 2 (1)			
_	_	-	_	1	_	_	_	16 kHz, uses bank 2			
	_	-	_	_	0	_	_	22.025/24 kHz, does not use bank 2 ⁽¹⁾			
_	-	-	-	_	1	_	-	22.025/24 kHz, uses bank 2			
_	-	-	-	_	-	0	-	8 kHz, does not use bank 2 ⁽¹⁾			
_	_	-	_	_	_	1	_	8 kHz, uses bank 2			
	_	-	_	_	_	_	0	11.025/12 kHz, does not use bank 2 ⁽¹⁾			
_	_	-	_	-	_	_	1	11.025/12 kHz, uses bank 2			
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION			
0	_	-	_	_	_	_	-	32 kHz, does not use bank 1			
1	-	-	-	_	-	_	_	32 kHz, uses bank 1 ⁽¹⁾			
-	0	ı	_	_	_	_	-	Reserved ⁽¹⁾			
_	-	0	-	_	-	-	_	Reserved ⁽¹⁾			
_	-	ı	0	_	-	-	-	44.1/48 kHz, does not use bank 1 ⁽¹⁾			
_	-	ı	1	-	-	-	-	44.1/48 kHz, uses bank 1			
_	-	-	-	0	-	-	_	16 kHz, does not use bank 1 ⁽¹⁾			
_	-	-	-	1	-	-	_	16 kHz, uses bank 1			
_	_	-	-	_	0	_	_	22.025/24 kHz, does not use bank 1 ⁽¹⁾			
_	_	-	-	_	1	_	_	22.025/24 kHz, uses bank 1			
_	-	-	-	-	-	0	-	8 kHz, does not use bank 1 ⁽¹⁾			
_	-	-	-	_	_	1	_	8 kHz, uses bank 1			
_	-	-	-	-	_	-	0	11.025/12 kHz, does not use bank 1 ⁽¹⁾			
_	_	-	_	_	_	_	1	11.025/12 kHz, uses bank 1			

⁽¹⁾ Default values are in **bold**.

8 Submit Documentation Feedback



Table 23. Bank Switching Command (continued)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION			
0								EQ ON			
1	_	_	_	_	_	_	_	EQ OFF (bypass BQ 0-6 of channels 1 and 2)			
_	0	-	_	_	_	-	_	Reserved (2)			
_	_	0	_	_	_	-	_	Ignore bank-mapping in bits D31–D8.Use default mapping. (2)			
		1						Use bank-mapping in bits D31–D8.			
_	_	-	0	_	_	-	_	L and R can be written independently. (2)			
_	-	-	1	_	-	-	-	L and R are ganged for EQ biquads; a write to Left channel BQ is also written to Right channel BQ. (0X29-2F is ganged to 0X30-0X36			
_	_	_	_	0	_	-	_	Reserved (2)			
_	_	-	_	_	0	0	0	No bank switching. All updates to DAP (2)			
_	_	-	_	_	0	0	1	Configure bank 1 (32 kHz by default)			
_	_	_	_	_	0	1	0	Configure bank 2 (44.1/48 kHz by default)			
_	_	-	_	_	0	1	1	Configure bank 3 (other sample rates by default)			
_	_	-	_	_	1	0	0	Automatic bank selection			
_	_	-	_	_	1	0	1	Reserved			
_	_	_	_	_	1	1	Х	Reserved			

⁽²⁾ Default values are in **bold**.

SLOS556B - NOVEMBER 2008 - REVISED NOVEMBER 2009



Cł	nanges from Revision A (November 2008) to Revision B	Page
•	Added TAS5707A device to data sheet	1
•	Changed PVDD maximum voltage to 26 V in Features	1
•	Added Applications section	1
•	Inserted paragraph on TAS5707A into Description section	1
•	Changed PVDD maximum voltage to 26 V in simplified application diagram	2
•	Changed PVDD maximum voltage to 26 V in recommended operating conditions	7
•	Added AVDD to output voltage test conditions	9
•	Added rows to Electrical Characteristics fro OTW and OTW	9
•	Changed OLPC typical value to 0.63 ms.	9
•	Replaced text of Overtemperature Protection section	18
•	Added address information for the TAS5707A	25
•	Revised Sample Calculation for 3.23 Format table	30
•	Added 0xCA row to Register Summary table	36
•	Revised 0xF9 row of Register Summary table	36
•	Corrected temperature from 145°C to 125°C	38
•	Changed de-emphasis settings in register 0x03 table	38
•	Added text to Modulationi Limit Register section	43
•	Added text to the DRC Control section	

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TAS5707APHP	NRND	Production	HTQFP (PHP) 48	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707A
TAS5707APHP.A	NRND	Production	HTQFP (PHP) 48	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707A
TAS5707APHP.B	NRND	Production	HTQFP (PHP) 48	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707A
TAS5707APHPR	NRND	Production	HTQFP (PHP) 48	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707A
TAS5707APHPR.A	NRND	Production	HTQFP (PHP) 48	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707A
TAS5707APHPR.B	NRND	Production	HTQFP (PHP) 48	1000 LARGE T&R	-	Call TI	Call TI	0 to 0	
TAS5707PHP	NRND	Production	HTQFP (PHP) 48	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707
TAS5707PHP.A	NRND	Production	HTQFP (PHP) 48	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707
TAS5707PHP.B	NRND	Production	HTQFP (PHP) 48	250 JEDEC TRAY (5+1)	-	Call TI	Call TI	0 to 0	
TAS5707PHPR	NRND	Production	HTQFP (PHP) 48	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707
TAS5707PHPR.A	NRND	Production	HTQFP (PHP) 48	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	TAS5707
TAS5707PHPR.B	NRND	Production	HTQFP (PHP) 48	1000 LARGE T&R	-	Call TI	Call TI	0 to 0	

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5707APHPR	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
TAS5707PHPR	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TAS5707APHPR	HTQFP	PHP	48	1000	336.6	336.6	31.8	
TAS5707PHPR	HTQFP	PHP	48	1000	336.6	336.6	31.8	



www.ti.com 18-Jul-2025

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TAS5707APHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707APHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707APHP.A	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707APHP.A	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707APHP.B	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707APHP.B	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707PHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707PHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707PHP.A	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TAS5707PHP.A	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25


7 x 7, 0.5 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD $^{\mathbf{m}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


\(\hat{\text{B}} \) Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PowerPAD™ HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MS-026.
 5. Feature may not be present.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD $^{\mathbf{m}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

\(\hat{\text{P}} \) Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025