

Errata

MSPM0L112x and MSPM0L211x Microcontroller



ABSTRACT

This document describes the known exceptions to the functional specifications (advisories).

Table of Contents

1 Functional Advisories.....2

2 Preprogrammed Software Advisories.....3

3 Debug Only Advisories.....3

4 Fixed by Compiler Advisories.....3

5 Device Nomenclature.....4

 5.1 Device Symbolization and Revision Identification.....4

6 Advisory Descriptions.....6

7 Revision History.....21

Trademarks

All trademarks are the property of their respective owners.

1 Functional Advisories

Advisories that affect the device's operation, function, or parametrics.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev A
AES_ERR_01	✓
COMP_ERR_06	✓
CPU_ERR_02	✓
CPU_ERR_03	✓
FCC_ERR_01	✓
FLASH_ERR_03	✓
FLASH_ERR_04	✓
FLASH_ERR_05	✓
FLASH_ERR_08	✓
KEYSTORE_ERR_01	✓
PMCU_ERR_14	✓
RST_ERR_01	✓
RST_ERR_02	✓
SYSCTL_ERR_01	✓
SYSCTL_ERR_02	✓
SYSCTL_ERR_03	✓
SYSCTL_ERR_04	✓
SYSCTL_ERR_05	✓
SYSCTL_ERR_06	✓
SYSCTL_ERR_11	✓
SYSCTL_ERR_12	✓
SYSOSC_ERR_01	✓
SYSOSC_ERR_02	✓
SYSOSC_ERR_04	✓
SYSOSC_ERR_05	✓
TIMER_ERR_04	✓
TIMER_ERR_06	✓
TIMER_ERR_07	✓
UNICOMMI2CC_ERR_01	✓
UNICOMMI2CC_ERR_02	✓
UNICOMMI2CC_ERR_03	✓
UNICOMMSPI_ERR_02	✓
UNICOMMSPI_ERR_03	✓
UNICOMMSPI_ERR_04	✓
UNICOMMUART_ERR_01	✓
UNICOMMUART_ERR_02	✓
UNICOMMUART_ERR_03	✓
UNICOMMUART_ERR_04	✓
UNICOMMUART_ERR_05	✓
UNICOMMUART_ERR_06	✓
UNICOMMUART_ERR_07	✓
UNICOMMUART_ERR_09	✓
UNICOMMUART_ERR_10	✓

2 Preprogrammed Software Advisories

Advisories that affect factory-programmed software.

✓ The check mark indicates that the issue is present in the specified revision.

The device does not have any errata for this category.

3 Debug Only Advisories

Advisories that affect only debug operation.

✓ The check mark indicates that the issue is present in the specified revision.

The device does not have any errata for this category.

4 Fixed by Compiler Advisories

Advisories that are resolved by compiler workaround. Refer to each advisory for the IDE and compiler versions with a workaround.

✓ The check mark indicates that the issue is present in the specified revision.

5 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

Support tool naming prefixes:

X: Development-support product that has not yet completed Texas Instruments internal qualification testing.

null: Fully-qualified development-support product.

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.


Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.


5.1 Device Symbolization and Revision Identification

The package diagrams below indicate the package symbolization scheme, and [Figure 5-1](#) defines the device revision to version ID mapping.

48QFN (RGZ):




64QFP (PM):




32VSSOP (DGS32):



32QFN (RHB):




48QFP (PT):




28VSSOP (DGS28):



24QFN (RGE):



28QFN (RUY):



TI = TI Letters
\T/ = TI LOGO
YM = Year Month Date
S = Site code
LLLL = Lot code
T = "Q" character

LLLL = Lot code
= Die revision
O = Pin 1 marked
G4 = ECAT
CAV = Cavity number

Figure 5-1. Package Symbolization

Table 5-1. Die Revisions

Revision Letter	Product Development Status	Version (in the device factory constants memory)
A	RTM	0

The revision letter indicates the product hardware revision. Advisories in this document are marked as applicable or not applicable for a given device based on the revision letter. This letter maps to an integer stored in the factory constants memory of the device (DEVICEID.VERSION field), which can be used to look up the revision using application software or a connected debug probe.

Note

The DEVICEID.VERSION field is incremented when product hardware revisions occur after RTM (Release to Market).

6 Advisory Descriptions

AES_ERR_01 ***AES Module***

Category

Functional

Function

AES Saved Context Ready interrupt is not generating as expected

Description

Saved Context Ready interrupt is not getting generated. The interrupt is generated if an access (read or write) is made to any AES register.

Workaround

Use polling based mechanism to check the status bit for Saved Context Ready in CTRL register instead of interrupt.

COMP_ERR_06 ***COMP Module***

Category

Functional

Function

COMP output ready signal and interrupt generation will be delayed if SYSOSC is disabled before output is ready

Description

Enabling the COMP or changing any of its input configurations (IPSEL/IMSEL) will trigger the OUTRDYIFG bit to be set once the COMPs output is ready. OUTRDYIFG gates all COMP interrupts from firing until the output is ready.

The COMP OUTRDYIFG bit requires SYSOSC to be at least 4MHz to become set. If SYSOSC is disabled, OUTRDYIFG will be delayed by 2 LFCLK cycles (~60us).

Workaround

To avoid the 2 LFCLK cycle delay, wait for OUTRDYIFG bit to be set before entering a LPM that disables SYSOSC or changing the clock to LFCLK.

1. Enable Comparator
2. Configure the IPSEL/IMSEL, as required
3. Wait for OUTRDYIFG interrupt
4. Enter Low Power Mode (LPM) or change clock to LFCLK, if required

CPU_ERR_02 ***CPU Module***

Category

Functional

Function

Limitation of disabling prefetch for CPUSS

Description

CPU prefetch disable will not take effect if there is a pending flash memory access.

Workaround

Disable the prefetcher, then issue a memory access to the shutdown memory (SHUTDNSTORE) in SYSCTL, this can be done with

CPU_ERR_02 (continued)

CPU Module

`SYSCCTL.SOCLOCK.SHUTDNSTORE0;`

After the memory access completes the prefetcher will be disabled.

Example:

`CPUSS.CTL.PREFETCH = 0x0; //disables prefetcher`

`SYSCCTL.SOCLOCK.SHUTDNSTORE0; // memory access to shutdown memory`

CPU_ERR_03

CPU Module

Category

Functional

Function

Prefetcher can fetch wrong instructions when transitioning into Low power modes

Description

When transitioning into low power modes and there is a pending prefetch, the prefetcher can erroneously fetch incorrect data (all 0's). When the device wakes up, if the prefetcher and cache do not get overwritten by ISR code, then the main code execution from flash can get corrupted. For example, if the ISR is in the SRAM, then the incorrect data that was prefetched from Flash does not get overwritten. When the ISR returns the corrupted data in the prefetcher can be fetched by the CPU resulting in incorrect instructions. A HW Event wake is another example of a process that will wake the device, but not flush the prefetcher.

Workaround

Disable prefetcher before entering low power modes.

Example:

`CPUSS.CTL.PREFETCH = 0x0; // disables prefetcher`

`SYSCCTL.SOCLOCK.SHUTDNSTORE0 // Read from SHUTDOWN Memory`

`__WFI(); // or __WFE(); this function calls the transition into low power mode`

`CPUSS.CTL.PREFETCH = 0x1; // enables prefetcher`

FCC_ERR_01

FCC Module

Category

Functional

Function

FCC behaves incorrectly when BUSCLK is sourced from LFCLK

Description

When BUSCLK is sourced from LFCLK, FCC does not operate as expected. Either the FCC done signal does not assert, or an incorrect FCC value is reported.

Workaround

No workaround

FLASH_ERR_03 *FLASH Module*

Category

Functional

Function

Flash access with 2 wait states followed by invalid bootcode access will cause next flash access to also throw a violation

Description

Doing a Flash access followed by a access to BOOTCODE when you have 2 wait states will cause the next flash access to also cause a violation.

Workaround

Do not attempt to access boot-code region post-boot phase. Otherwise, there will need to be 4 clock cycles in between the bootcode violation and next correct flash access.

FLASH_ERR_04 *FLASH Module*

Category

Functional

Function

Wrong Address will get reported in the SYSCTL_DEDERRADDR if the error is in the NONMAIN or Factory region.

Description

When a FLASHDED error appears the data will truncate the most significant byte. In the memory limits of the device, the most significant byte does not have an impact to the return address for MAIN flash. For NONMAIN flash or Factory region the MSB should be listed as 0x41xx.xxxx

Workaround

If the return address of the SYSCTL_DEDERRADDR returns a 0x00Cxxxxx, do an OR operation with 0x41000000 to get the proper address for the NONMAIN or Factory region return address. For example, if SYSCTL_DEDERRADDR = 0x00C4013C, the real address would be 0x41C4013C. For MAIN Flash DED, the SYSCTL_DEDERRADDR can be used as is.

FLASH_ERR_05 *FLASH Module*

Category

Functional

Function

DEDERRADDR can have incorrect reset value

Description

The reset value of the SYSCTL->DEDERRADDR can return a 0x00C4013C instead of the correct 0x00000000. The location of the error is in the Factory Trim region and is not indicative of a failure, it can be properly ignored. The reset value tends to change once NONMAIN has been programmed on the device.

Workaround

Accept 0x00C4013C as another reset value, so the default value from boot can be 0x00000000 or 0x00C4013C. The return value is outside of the range of the MAIN flash on the device so there is no potential of this return coming from an actual FLASH DED status.

FLASH_ERR_08 *FLASH Module*

Category

Functional

Function

Hard fault isn't generated for typical invalid memory region

Description

Hard fault isn't generated while trying to access illegal memory address space as shown below: 1. 0x010053FF - 0x20000000 2. 0x40BFFFFFF - 0x41C00000 3. 0x41C007FF - 0x41C40000

Workaround

No

KEYSTORE_ERR_01 *KEYSTORE Module*

Category

Functional

Function

STATUS.STAT value can be 0 or 1 without key access

Description

STATUS.STAT has a reset value of 1 and turns to 0 under these conditions: 1. After reset, debugger access via the register window returns 0x00. 2. After reset, the first CPU read returns 0x01, while subsequent CPU reads return 0x00. 3) After reset, first reading any other KEYSTORE register and then reading STATUS.STAT return 0x00.

Workaround

STATUS.STAT=0x0 means "No Error" . For checking if a slot is valid or not (Whether key is present), check STATUS.VALID.

PMCU_ERR_14 *PMCU Module*

Category

Functional

Function

GPIO triggered DMA transfer is got pending until wakeup in low power mode with FCL enabled

Description

When FCL is enabled and in low power mode(STOP2/STANDBY0/STANDBY1), DMA is triggered by event channel from GPIO, this DMA transmission won't start until device is woken up by event or interrupt, and additional power consumption will be seen before waking up.

Workaround

Use GPIO interrupt to start DMA transfer by software, instead of using DMA triggered by GPIO event. And after exit interrupt, re-enter low power mode again.

RST_ERR_01 *RST Module*

Category

Functional

RST_ERR_01

(continued)

RST Module**Function**

NRST release doesn't get detected when LFCLK_IN is LFCLK source and LFCLK_IN gets disabled

Description

When LFCLK = LFCLK_IN and we disable the LFCLK_IN, then comes a corner scenario where NRST pulse edge detection is missed and the device doesn't come out of reset. This issue is seen if the NRST pulse width is below 608us. NRST pulse above 608us, the reset can appear normally.

Workaround

Keep the NRST pulse width higher than 608us to avoid this issue.

RST_ERR_02**RST Module****Category**

Functional

Function

Device May Fail to Power Up When NRST deassertion coincides with initial LFOSCGOOD assertion

Description

At power-up event, the internal low-frequency oscillator (LFOSC) is enabled following the first deassertion of NRST (low-to-high transition). The LFOSCGOOD signal transitions high within a window of 250us (min) to 1.5ms (max) after this NRST deassertion. If a subsequent NRST low pulse occurs and its deassertion coincides with the LFOSCGOOD rising edge within a 200ns window, the device may fail to recognize the NRST deassertion event. As a result, the device remains in reset and fail to exit the boot phase of the startup sequence. This scenario may occur if an external circuit is controlling the NRST logic.

Workaround

Ensure that the external reset controller holds the NRST line high (deasserted) for a minimum duration of 1.5 ms following the initial NRST deassertion.

SYSCTL_ERR_01 **SYSCTL Module****Category**

Functional

Function

SW-POR functionality is combined with HW-POR

Description

When a user writes to the LFSSRST register with the correct key to generate a software-triggered POR, the RSTCAUSE register will display 0x2 (indicating an NRST-triggered POR) instead of the expected 0x3 (Software-Triggered POR). This occurs because the SW-POR functionality is combined with the HW-POR path.

Workaround

No

SYSCTL_ERR_02 *SYSCTL Module*

Category	Functional
Function	SYSSTATUS.FLASHSEC is non-zero after a BOOTRST
Description	After BOOTRST/ bootcode completion SYSSTATUS.FLASHSEC is non-zero. This the customer will see after bootcode completion.
Workaround	No

SYSCTL_ERR_03 *SYSCTL Module*

Category	Functional
Function	DEDERRADDR persists after a SYSRESET or a write to the SYSSTATUSCLR
Description	DEDERRADDR persists after either a SYSRESET or a write to the SYSSTATUSCLR register. Its value is overwritten only when a new FLASHDED error occurs. This behavior contradicts the Technical Reference Manual (TRM), which specifies its initial reset value as zero.
Workaround	No

SYSCTL_ERR_04 *SYSCTL Module*

Category	Functional
Function	SYSSTATUS.FLASHSEC is not cleared after a SYSRESET
Description	SYSSTATUS.FLASHSEC is not cleared after a SYSRESET and is only cleared by writing to the SYSSTATUSCLR register.
Workaround	No

SYSCTL_ERR_05 *LFCLK Module*

Category	Functional
Function	LFCLK not working on exit from shutdown
Description	If LFCLK_IN pin is configured as a general input (or) LFCLK_IN function with pull-up, in this configuration, exiting shutdown mode will cause the LFCLK to be stuck.

SYSCTL_ERR_05

(continued)

LFCLK Module

Workaround

Choose either: 1.Enable pull-down instead of pull-up on this LFCLK_IN I/O 2.Avoid configuring it as an input

SYSCTL_ERR_06

CLK_OUT Module

Category

Functional

Function

Glitch can occur on External Clock Output (CLK_OUT) when user disables the CLK_OUT while an asynchronous clock was selected as CLK_OUT source

Description

If the clock source for CLK_OUT is asynchronous with the current bus clock (for example, the bus clock is SYSOSC, while the clock source for CLK_OUT is selected as LFCLK), then in this case, glitches may appear on the CLK_OUT pin when it is enabled for a period of time and then disabled

Workaround

To avoid the glitch output to external pin, follow below sequence: CLK_OUT enable case: IOMUX enable configuration should be after CLK_OUT enable configuration. CLK_OUT disable case: IOMUX disable configuration should be before CLK_OUT disable configuration.

SYSCTL_ERR_11

SYSCTL Module

Category

Functional

Function

Unexpected BOR reset cycle happens when device in RUN2/SLEEP2 mode with FCL enabled

Description

When FCL is enable and device is running in RUN2/SLEEP2 mode, there is unexpected BOR followed by NMI happens for BOR1/2/3

Workaround

When using BOR1/2/3 monitor, avoid enabling FCL and making device run in RUN2 or SLEEP2 mode.

SYSCTL_ERR_12

SYSCTL Module

Category

Functional

Function

BOR events remain masked post a BOR1/2/3 when device in RUN2/SLEEP2 mode with FCL enabled

Description

When FCL is enabled in RUN2 or SLEEP2 power modes, BOR mask logic does not work as expected, resulting in the failure to detect all subsequent BOR events following the first BOR occurrence. Until software re-enable SYSOSC, BOR MASK is cleared.

SYSCTL_ERR_12

(continued)

SYSCTL Module

Workaround

Workaround 1: Avoid enabling FCL and make device in RUN2/SLEEP2 mode, when BOR1/2/3 detections are needed Workaround 2: Manually clear the BOR mask flag in the BOR/NMI handler after the initial masking period has elapsed Workaround3: Implement a software-based refresh mechanism by periodically toggling Sysosc enable/disable to clear the BOR mask flag

SYSOSC_ERR_01 ***SYSOSC Module***

Category

Functional

Function

MFCLK drift when using SYSOSC FCL together with STOP1 mode

Description

IF MFCLK is enabled AND SYSOSC is using the frequency correction loop (FCL) mode AND the STOP1 low power operating mode is used, THEN the MFCLK may drift by two cycles when SYSOSC shifts from 4MHz back to 32MHz (either upon exit from STOP1 to RUN mode or upon an asynchronous fast clock request that forces SYSOSC to 32MHz).

Workaround

Use STOP0 mode instead of STOP1 mode. There is no MFCLK drift when STOP0 mode is used.

OR

Do not use SYSOSC in the FCL mode (leave FCL disabled) when using STOP1.

SYSOSC_ERR_02 ***SYSOSC Module***

Category

Functional

Function

MFCLK does not work when Async clock request is received in an LPM where SYSOSC was disabled in FCL mode

Description

MFCLK will not start to toggle in below scenario:
 1. FCL mode is enabled and then MFCLK is enabled
 2. Enter a low power mode where SYSOSC is disabled (SLEEP2/STOP2/STANDBY0/STANDBY1).
 3. Async request is received from some peripherals which use MFCLK as functional clock. On receiving async request, SYSOSC gets enabled and ulpclk becomes 32MHz. But MFCLK is gated off and it does not toggle at all as the device is still set to the LPM.

Workaround

If SYSOSC is using the FCL mode - Do not enable the MFCLK for a peripheral when you're entering a LPM mode which would typically turn off the SYSOSC.

SYSOSC_ERR_04 SYSOSC Module

Category	Functional
Function	SYSOSC Accuracy Degradation in FCL ON Mode
Description	When using the FCL ON mode of the internal oscillator, SYSOSC, accuracy can degrade up to +/-3%. The accuracy degradation is due to a synchronization between the 4MHz FCL sampling clock and noise in the system caused by other peripherals operating at harmonics of 4MHz.
Workaround	There is no workaround to completely remove noise from the system. However, if using the FCL ON mode, the degradation can be minimized when peripherals are operating at frequencies that are not multiples of 4MHz.

SYSOSC_ERR_05 SYSOSC Module

Category	Functional
Function	SYSOSC May Operate Below Base Freq During Async Fast Wakeup from LPM When FCL Is Enabled
Description	When FCL=enabled, SYSOSC may operate up to 10% below its base frequency during low power modes and while there is an active asynchronous fast clock request. This occurs while the device is in low power modes because the FCL = Disabled trim is always applied instead of using FCL= enabled trim even though FCL = enabled. Once the device has woken up, exited LPM, and serviced the request, SYSOSC applies correct trim resumes normal FCL = Enabled operation at its intended target frequency. Most use cases should have no meaningful impact and can continue to use both FCL and Async fast clock requests as needed. The main applications in which this erratum will have meaningful impact are those where UART is the source of the async fast clock request, as this temporary shift could have impact on the effective baud rate until the device fully wakes.
Workaround	1. Keep FCL = disabled 2. If FCL =Enabled needed, disable Async fast clock requests.

TIMER_ERR_04 TIMER Module

Category	Functional
Function	TIMER re-enable may be missed if done close to zero event

TIMER_ERR_04

(continued)

TIMER Module

Description

When using a TIMER in one shot mode, TIMER re-enable may be missed if done close to zero event. The HW update to the timer enable bit will take a single functional clock cycle. For example, if the timer's clock source is 32.768kHz and clock divider of 3, then it will take ~100us to have the enable bit set to 0 properly.

Workaround

Wait 1 functional clock cycle before re-enabling the timer OR the timer can be disabled first before re-enabling.

Disable the counter with CTRCTL.EN = 0, then re-enable with CTRCTL.EN = 1

TIMER_ERR_06

TIMG Module

Category

Functional

Function

Writing 0 to CLKEN bit does not disable counter

Description

Writing 0 to the Counter Clock Control Register(CCLKCTL) Clock Enable bit(CLKEN) does not stop the timer.

Workaround

Stop the timer by writing 0 to the Counter Control(CTRCTL) Enable(EN) bit.

TIMER_ERR_07

TIMG Module

Category

Functional

Function

Initial repeat counter has 1 less period than next repeats

Description

When using the timer repeat counter mode, the first repeat will have 1 less count than the subsequent repeats because the following repeat counters will include the transition between 0 and the load value. For example if the TIMx.RCLD = 0x3 then 3 observable zero events would appear on the first repeat counter and 4 observable zero events would appear on the following repeat counter sequences.

Workaround

Set the initial RCLD value to 1 more than the expected RCLD, then in the ISR for the Repeat Counter Zero Event (REPC), set the RCLD to the intended RCLD value.

For example, if intending to have 4 repeats, set the initial RCLD value to RCLD = 0x5, then in the timer ISR for the REPC interrupt, set RCLD = 0x4. Now all timer repeats will have the same number of zero/load events.

**UNICOMMI2CC_E
RR_01**
UNICOMMI2CC Module

Category

Functional

Function

Polling the I2C BUSY bit might not guarantee that the controller transfer has completed

Description

After setting the BUSRTRUN/FRAME_START bit to initiate an I2C controller transfer, it takes approximately 2 I2C functional clock cycles for the BUSY status to be asserted. If polling for the BUSY bit is used immediately after setting BUSRTRUN/FRAME_START to wait for transfer completion, the BUSY status might be checked before it is set. This problem is more likely to occur with high CLKDIV values (resulting in a slower I2C functional clock) or under higher compiler optimization levels.

Workaround

Add software delay before polling BUSY status. Software delay = 3 x I2C functional clock = 3 x clock_divider x (CPU_CLK / selected clock source frequency) For example, with a clock_divider of 8, a clock source of 4 MHz(MFCLK), and CPU_CLK of 32 MHz: Software delay = 3 x 8 x (32 MHz / 4 MHz)= 192 CPU cycles

**UNICOMMI2CC_E
RR_02**
UNICOMMI2CC Module

Category

Functional

Function

RXDONE interrupt is triggered twice when I2C controller ACKOEN bit is enabled

Description

When I2C controller CTR.ACKONE bit is enable, software controls the sending of ACK/NACK by writing CTR.ACK bit 0 or 1. This can be done in the RXDONE interrupt before the stop condition. After writing the CTR.ACK bit, there will be valid ACK/NACK signal on I2C bus, and an additional RXDONE interrupt will be triggered in the subsequent I2C stop status.

Workaround

Disable the RXDONE interrupt before writing CTR.ACK bit, and manually enable it before next transmission.

**UNICOMMI2CC_E
RR_03**
UNICOMMI2CC Module

Category

Functional

Function

I2C controller SCL frequency is lower when clock stretching function is enable

Description

- Please do never recommend to use an ETW feature as a workaround. - Please check that the ERRATA proposal does not compromise other existing ERRATAs on this device revision or previous revisions. When clock stretching is enabled, CR.CLKSTRETCH = 1, SCL frequency will be lower than the settings. For example, I2C controller bus speed is set to 400kHz, if clock stretching function is enabled, I2C controller bus clock will be lower

UNICOMMI2CC_ER R_03 (continued)

UNICOMMI2CC Module

than 400kHz, for example, 360kHz or 390kHz. Same phenomenon will be seen on other bus speed, for example, 100kHz or 1Mhz.

Workaround

Not recommended to disable the clock stretching function, because there is no large impact to I2C communication function. After disable the clock stretching function, expected I2C bus clock speed will be seen.

UNICOMMSPI_ER R_02

UNICOMM SPI Module

Category

Functional

Function

Controller Side Busy status read incorrectly

Description

SPI busy status doesn't depend on the TXFIFO's data elements, so essentially once we load the SPI TXFIFO with some data, the busy bit will not go high instantly in case the CLKSEL is a slower clock (LFCLK for instance) or CLKDIV > /1. This leads to incorrect status being read during the time between loading TXFIFO data and until the communication actually starts since the SPI source clock is slower.

Workaround

Can introduce a check for TXFIFO empty STATUS bit when writing application code.

UNICOMMSPI_ER R_03

UNICOMM SPI Module

Category

Functional

Function

RTOUT won't be set at second time when CPU is used to clear RXFIFO

Description

After SPI communication is completed with rxtimeout enabled and then RTOUT is set, if use CPU to read out the RXFIFO data and read IIDX to clear the interrupt but don't do any reset or disable the IP, the RTOUT interrupt won't be set when you do the same transmission at the second time even though rxtimeout counter is "0" and RXFIFO is not empty.

Workaround

Use DMA to read out the RXFIFO data instead of using CPU directly .Or reset the UNICOMM SPI after reading out the RXFIFO data using CPU directly.

UNICOMMSPI_ER R_04

UNICOMM SPI Module

Category

Functional

UNICOMMSPI_ER
R_04 (continued) UNICOMM SPI Module

Function	RX stored data is incorrect when do re-transfer after last one transfer with DSS mismatch
Description	When sending data with different data packet size setting (DSS) on controller & peripheral side and after that doing RXCLR to clear the FIFO, again sending data with proper data package size but still older data is coming into RXFIFO when first SCLK pulse comes.
Workaround	Please make sure the data package size setting (DSS) on controller side and peripheral side is same.

UNICOMMUART_E
RR_01 UNICOMMUART Module

Category	Functional
Function	Data integrity issues in case glitches are introduced in IrDA mode
Description	UNICOMM-UART supports IrDA but has limitations in noisy environments. Due to the lack of a glitch filter, data integrity issues can occur in IrDA mode when glitches appear on the data line. Since IrDA relies on edge detection logic, these glitches are misinterpreted as valid pulses, leading to unexpected data in the FIFO and issues with LTOUT computation.
Workaround	No

UNICOMMUART_E
RR_02 UNICOMMUART Module

Category	Functional
Function	IDLE period detection issue with glitch in IDLELINE mode
Description	A glitch during the idle period can corrupt the receiver's idle detection, causing the Rx side to drop the subsequent address byte. Crucially, this failure mode is timing-dependent: only glitches inserted at a specific time relative to the idle period trigger the issue. Not every glitch within the idle period causes corruption.
Workaround	No

UNICOMMUART_E
RR_03 UNICOMMUART Module

Category	Functional
-----------------	------------

UNICOMMUART_E

RR_03 (continued) *UNICOMMUART Module*

Function	Data Integrity issues with glitch in Manchester mode
Description	Glitches in the Manchester-encoded data stream corrupt the signal's precise edge timing, leading to erroneous received data and data integrity issues.
Workaround	No

UNICOMMUART_E

RR_04 *UNICOMMUART Module*

Category	Functional
Function	Data will be missed with glitches during break field and/or sync field in LIN Mode
Description	Break Field Scenario (High-Pulse Glitch): During the Break Field period, a negative edge will reset the counter to zero, cause break field detection failure and result in data loss. Sync Field Scenario: A glitch during Sync Field will trigger false LINC0/LINC1 interrupts, reset the counter on Rx-line negative edges, cause sync field validation failure and result in data loss.
Workaround	No

UNICOMMUART_E

RR_05 *UNICOMMUART Module*

Category	Functional
Function	Glitches lead to LTOUT/RTOUT period computation issues when the line is idle
Description	In the normal UART mode, a glitch during idle line conditions disrupt LTOUT timing by shifting the LTOUT event 1-2 baud clocks.
Workaround	No

UNICOMMUART_E

RR_06 *UNICOMMUART Module*

Category	Functional
Function	Inconsistent STOP bit length causing RTOUT/LTOUT period computation issues

UNICOMMUART_E
RR_06 (continued) UNICOMMUART Module

Description

On receiver side the function state machine is designed in such a way that the state goes from stop bit to idle at the mid of the stop bit, this causes RTOU counter to start counting before it should actually have started. This leads to incorrect RTOU period and RTOU interrupt comes earlier than expected.

Workaround

Add compensation with a half stop bit period to the RTOU counter

UNICOMMUART_E
RR_07 UNICOMMUART Module

Category

Functional

Function

RTS line does not go HIGH if UART is disabled in RS-232 mode

Description

When UART is disabled, the RTS line fails to return to its idle state (HIGH), remaining stuck at LOW.

Workaround

Use software to enable the internal pull-up resistor and set the RTS line IO to Hiz mode.

UNICOMMUART_E
RR_08 UNICOMMUART Module

Category

Functional

Function

LTOU Interrupt will keep on coming after every time-out expiry

Description

After one LTOU interrupt comes, the counter restarts and keeps on counting and gives another LTOU interrupt even without any Rx frame in between. This would lead to continuous LTOU interrupts at every time out expiry interval. The behavior is not similar to RTOU as RTOU interrupt comes only once until a new Rx transaction takes place. This limitation is arising as the same counter is being used for both RTOU and LTOU events.

Workaround
UNICOMMUART_E
RR_09 UNICOMMUART Module

Category

Functional

Function

ISO-7816 Smartcard Mode can't support 9600 baud rate with lower than 57MHz UARTCLK

UNICOMMUART_E

RR_09 (continued) *UNICOMMUART Module*

Description

To achieve a 9600 baud rate in ISO-7816 Smartcard Mode, and considering the limitations below, a UARTCLK frequency exceeding 57 MHz is required. 1. The ISO-7816 standard dictates that 1 bit requires 372 clock cycles. 2. In MSPM0 ISO-7816 mode, the oversampling rate (OVS) is fixed in the UART peripheral at 16x. Here is the minimum UARTCLK calculation: Required UARTCLK = 9600 * 372 * 16 = 57.139 MHz

Workaround

No

UNICOMMUART_E

RR_10 *UNICOMMUART Module*

Category

Functional

Function

LIN Registers are accessible only if CLKDIV is set to /1

Description

In the UNICOMMUART (UART+LIN) variant, LIN register configurations remain valid only when CLKDIV is set to 1. Any CLKDIV value other than 1 causes these settings to be discarded.

Workaround

No

UNICOMMUART_E

RR_11 *UNICOMMUART Module*

Category

Functional

Function

STAT.BUSY bit stays high when UNICOMMUART is disabled and data is available in txfifo

Description

STAT.BUSY bit stays high when UNICOMMUART power is disabled and data is available in txfifo.

Workaround

Reset UNICOMMUART to initialize all the UNICOMMUART registers.

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from November 1, 2025 to August 18, 2026 (from Revision A (Nov 2025) to Revision B (Aug 2026))

Page

• COMP_ERR_06 Category was updated.....	6
• COMP_ERR_06 Module was updated.....	6
• COMP_ERR_06 Function was updated.....	6
• COMP_ERR_06 Description was updated.....	6

• COMP_ERR_06 Workaround was updated.....	6
• FCC_ERR_01 Category was updated.....	7
• FCC_ERR_01 Workaround was updated.....	7
• FCC_ERR_01 Function was updated.....	7
• FCC_ERR_01 Description was updated.....	7
• FCC_ERR_01 Module was updated.....	7
• PMCU_ERR_14 Category was updated.....	9
• PMCU_ERR_14 Module was updated.....	9
• PMCU_ERR_14 Function was updated.....	9
• PMCU_ERR_14 Description was updated.....	9
• PMCU_ERR_14 Workaround was updated.....	9
• RST_ERR_02 Category was updated.....	10
• RST_ERR_02 Module was updated.....	10
• RST_ERR_02 Function was updated.....	10
• RST_ERR_02 Description was updated.....	10
• RST_ERR_02 Workaround was updated.....	10
• SYSCTL_ERR_05 Module was updated.....	11
• SYSCTL_ERR_05 Function was updated.....	11
• SYSCTL_ERR_05 Description was updated.....	11
• SYSCTL_ERR_05 Workaround was updated.....	11
• SYSCTL_ERR_06 Category was updated.....	12
• SYSCTL_ERR_06 Module was updated.....	12
• SYSCTL_ERR_06 Function was updated.....	12
• SYSCTL_ERR_06 Description was updated.....	12
• SYSCTL_ERR_06 Workaround was updated.....	12
• SYSCTL_ERR_11 Category was updated.....	12
• SYSCTL_ERR_11 Module was updated.....	12
• SYSCTL_ERR_11 Function was updated.....	12
• SYSCTL_ERR_11 Workaround was updated.....	12
• SYSCTL_ERR_11 Description was updated.....	12
• SYSCTL_ERR_12 Category was updated.....	12
• SYSCTL_ERR_12 Module was updated.....	12
• SYSCTL_ERR_12 Function was updated.....	12
• SYSCTL_ERR_12 Description was updated.....	12
• SYSCTL_ERR_12 Workaround was updated.....	12
• SYSOSC_ERR_04 Module was updated.....	14
• SYSOSC_ERR_04 Workaround was updated.....	14
• SYSOSC_ERR_04 Function was updated.....	14
• SYSOSC_ERR_04 Description was updated.....	14
• SYSOSC_ERR_05 Category was updated.....	14
• SYSOSC_ERR_05 Module was updated.....	14
• SYSOSC_ERR_05 Function was updated.....	14
• SYSOSC_ERR_05 Workaround was updated.....	14
• SYSOSC_ERR_05 Description was updated.....	14
• UNICOMMI2CC_ERR_02 Category was updated.....	16
• UNICOMMI2CC_ERR_02 Module was updated.....	16
• UNICOMMI2CC_ERR_02 Function was updated.....	16
• UNICOMMI2CC_ERR_02 Description was updated.....	16
• UNICOMMI2CC_ERR_02 Workaround was updated.....	16
• UNICOMMI2CC_ERR_03 Category was updated.....	16
• UNICOMMI2CC_ERR_03 Module was updated.....	16
• UNICOMMI2CC_ERR_03 Function was updated.....	16
• UNICOMMI2CC_ERR_03 Description was updated.....	16
• UNICOMMI2CC_ERR_03 Workaround was updated.....	16
• UNICOMMSPI_ERR_02 Category was updated.....	17

• UNICOMMSPI_ERR_02 Module was updated.....	17
• UNICOMMSPI_ERR_02 Function was updated.....	17
• UNICOMMSPI_ERR_02 Description was updated.....	17
• UNICOMMSPI_ERR_02 Workaround was updated.....	17
• UNICOMMSPI_ERR_03 Category was updated.....	17
• UNICOMMSPI_ERR_03 Module was updated.....	17
• UNICOMMSPI_ERR_03 Function was updated.....	17
• UNICOMMSPI_ERR_03 Description was updated.....	17
• UNICOMMSPI_ERR_03 Workaround was updated.....	17
• UNICOMMSPI_ERR_04 Category was updated.....	17
• UNICOMMSPI_ERR_04 Module was updated.....	17
• UNICOMMSPI_ERR_04 Function was updated.....	17
• UNICOMMSPI_ERR_04 Description was updated.....	17
• UNICOMMSPI_ERR_04 Workaround was updated.....	17

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025