



Low-power dual digital isolators

Features

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results:
 - Device temperature grade 1: -40°C to +125°C ambient operating temperature range
 - Device HBM ESD classification level H3A
 - Device CDM ESD classification level C4
- Propagation delay less than 20 ns
- Low power consumption
- Safety and regulatory approvals
 - 4242 V_{PK} Isolation per VDE, 2.5 kVrms isolation per UL 1577, CSA approved per IEC 60950-1 and IEC 61010-1 End Equipment Standards
- 50 kV/µs Transient immunity typical
- Operates from 3.3 V or 5 V Supply and logic levels

Applications

- Opto-coupler replacement in:
 - Servo control interface
 - Motor control
 - Power supply
 - Battery packs


3 Description

The ISO7421E-Q1 provides double galvanic isolation of up to 2.5 KVrms for 1 minute per UL. This digital isolator has two isolation channels in a bi-directional configuration. Each isolation channel has a logic input and output buffer separated by a silicon oxide (SiO₂) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The devices have TTL input thresholds and require two supply voltages, 3.3 V or 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply.

Note: The ISO7421E-Q1 is specified for signaling rates up to 50 Mbps. Due to their fast response time, under most cases, these devices will also transmit data with much shorter pulse widths. Designers should add external filtering to remove spurious signals with input pulse duration < 20 ns if desired.

Simplified Schematic




- (1) V_{CCI} and GNDI are supply and ground connections respectively for the input
- (2) V_{CCO} and GNDO are supply and ground connections respectively for the output channels



4 Pin Configuration and Functions

16-Pin SSOP Top View

ISO7421E-Q1



NC = No Internal Connection

Table 1. Pin Functions

	PIN	1/0	DESCRIPTION
NAME	ISO7421E-Q1	1/0	DESCRIPTION
INA	13	I	Input, channel A
INB	5	-	Input, channel B
GND1	1, 7	_	Ground connection for V _{CC1}
GND2	9, 16	0	Ground connection for V _{CC2}
OUTA	4	0	Output, channel A
OUTB	12	_	Output, channel B
V _{CC1}	14	_	Power supply, V _{CC1}
V _{CC2}	14	-	Power supply, V _{CC2}
NC	2, 6, 8, 10, 11, 15		No Connect Pin

4.1 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



4.1 Device Function Table

INPUT SIDE V _{CC} (V _{CCI}) ⁽¹⁾	OUTPUT SIDE V _{CC} (V _{CCO}) ⁽¹⁾	INPUT (IN) ⁽¹⁾	OUTPUT (OUT) ⁽¹⁾
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	X	Н

(1) PU = Powered Up (V_{CC} ≥ 3.15V); PD = Powered Down (V_{CC} ≤ 2.4V); X = Irrelevant; H = High Level; L = Low Level

4.2 Available Options

PRODUCT	RATED T _A	MARKED AS	ORDERING NUMBER
ISO7421E-Q1	-40°C to 125°C	ISO7421EQ	ISO7421EQDWRQ1

5 Absolute Maximum Ratings⁽¹⁾

					VA	LUE	UNIT
					MIN	MAX	
V _{CC}	Supply voltage	⁽²⁾ , V _{CC1} , V _{CC2}			-0.5	6	V
VI	V _I Voltage at IN, OUT				-0.5	V _{CC} + 0.5 ⁽³⁾	V
Io	Output Current					±15	mA
FCD	Electrostatic	Human Body Model	AEC-Q100 Classification Level H3A	A II i a		4	kV
ESD	discharge	Charged Device Model	AEC-Q100 Classification Level C4	All pins		1	kV
TJ	Maximum junct	ion temperature		·		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings⁽¹⁾ may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

6 Thermal Information

	THERMAL METRIC ⁽¹⁾	ISO7421E-Q1	LIMITO
	THERMAL METRIC"	DW (16 Pins)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	79.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	44.6	
θ_{JB}	Junction-to-board thermal resistance	51.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.0	C/VV
ΨЈВ	Junction-to-board characterization parameter	42.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	
P_D	Device power dissipation, Vcc1 = Vcc2 = 5.25 V, T_J = 150°C, C_L = 15 pF, Input a 0.5 MHz 50% duty cycle square wave	42	mW

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

Copyright © 2012–2019, Texas Instruments Incorporated

⁽³⁾ Maximum voltage must not exceed 6 V. A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.



7 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage - 3.3V Operation	3.15	3.3	3.45	V
	Supply voltage - 5V Operation	4.75	5	5.25	
I _{OH}	High-level output current	-4			mA
I _{OL}	Low-level output current			4	mA
V _{IH}	High-level output voltage	2		V_{CC}	V
V_{IL}	Low-level output voltage	0		0.8	V
T _A	Ambient Temperature	-40		125	°C
T _J ⁽¹⁾	Junction temperature	-40		136	°C
1/t _{ui}	Signaling rate	0		50	Mbps
t _{ui}	Input pulse duration	1			μs

⁽¹⁾ To maintain the recommended operating conditions for T_J, see the *Package Thermal Characteristics* table and the *Icc Equations* section of this data sheet



 V_{CC1} and V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	-	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	High level eviterit valtage	$I_{OH} = -4 \text{ mA}$; S	See Figure 1	V _{CC} -0.8	4.6		V
V _{OH}	High-level output voltage	$I_{OH} = -20 \mu A;$	See Figure 1	V _{CC} -0.1	5		V
	I am laval autout valtana	I _{OL} = 4 mA; Se	e Figure 1		0.2	0.4	V
V_{OL}	Low-level output voltage	I _{OL} = 20 μA; Se	ee Figure 1		0	0.1	V
V _{I(HYS)}	Input threshold voltage hysteresis				400		mV
I _{IH}	High-level input current	I_{OH} = -4 mA; See Fig I_{OH} = -20 μA; See Figu I_{OL} = 4 mA; See Figu I_{OL} = 20 μA; See Figu INx at 0 V or V _{CC} V_{I} = V _{CC} or 0 V; See th square wave clock DC to 1 Mbps $DC In$ 10 Mbps	,			10	μΑ
I _{IL}	Low-level input current	INX at 0 v or v	CC	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	/; See Figure 3	25	50		kV/µs
SUPPL	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC} r	neasurement)		•	
I _{CC1}		DO to 4 Mb as	DC Input: $V_I = V_{CC}$ or 0 V		2.3	3.6	
I _{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		2.3	3.6	
I _{CC1}		40 Mb = -			2.9	4.5	
I _{CC2}	Complete suggest for Manager 1	10 Mbps			2.9	4.5	A
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	OF Minne	0 45 - 5		4.3	6	mA
I _{CC2}		25 IVIDPS	$C_L = 15 pF$		4.3	6	
I _{CC1}		50 Mb = 5			6	9.1	
I _{CC2}		sqaivi uc			6	9.1	

9 Switching Characteristics

 V_{CC1} and V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 1		9	14	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			0.3	3.7	ns
t _{sk(pp)}	Part-to-part skew time				4.9	ns
t _{sk(o)}	Channel-to-channel output skew time				3.6	ns
t _r	Output signal rise time	See Figure 1		1		ns
t _f	Output signal fall time			1		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.



 V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%, $T_A = -40$ °C to 105°C

	PARAMETER	T	EST CONDITIONS	MIN	TYP	MAX	UNIT
		$I_{OH} = -4 \text{ mA};$	5-V side	V _{CC} -0.8	4.6		
V _{OH}	High-level output voltage	See Figure 1	3.3-V side	V _{CC} -0.4	3		V
		$I_{OH} = -20 \mu A; S$	See Figure 1	V _{CC} -0.1	V_{CC}		
	Low lovel output voltage	I _{OL} = 4 mA; See	e Figure 1		0.2	0.4	V
V _{OL}	Low-level output voltage	I_{OL} = 20 μ A; Se	e Figure 1		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
I _{IH}	High-level input current	INIX at 0 \/ or \/	0.0 V 5lac			10	μΑ
I _{IL}	Low-level input current	iivx at 0 v oi v	CC	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V	; See Figure 3	25	40		kV/µs
SUPPLY	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC}	measurement)			
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		2.3	3.6	
I _{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		1.8	2.8	
I _{CC1}		40 Mbna			2.9	4.5	
I _{CC2}	Cumply ourrent for \/ and \/	10 Mbps			2.2	3.2	A
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	OF Mhno	C 45 nF		4.3	6	mA
I _{CC2}		25 MDPS	C _L = 15 pr		2.8	4.1	
I _{CC1}		FO Mbno			6	9.1	
I _{CC2}		50 Mbps			3.8	5.8	

11 Switching Characteristics

 V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%, $T_A = -40^{\circ}C$ to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 1		10	17	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			0.5	5.6	ns
t _{sk(pp)}	Part-to-part skew time				6.3	ns
t _{sk(o)}	Channel-to-channel output skew time				4	ns
t _r	Output signal rise time	See Figure 1		2		ns
t _f	Output signal fall time			2		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.



 V_{CC1} at 3.3 V ± 5%, V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT
		$I_{OH} = -4 \text{ mA};$	5-V side	V _{CC} -0.8	4.6		
V_{OH}	High-level output voltage	See Figure 1	3.3-V side	V _{CC} -0.4	3		V
		$I_{OH} = -20 \mu A; S$	See Figure 1	V _{CC} -0.1	V_{CC}		
V	Low lovel output valtage	I _{OL} = 4 mA; See	e Figure 1		0.2	0.4	V
V_{OL}	Low-level output voltage	I_{OL} = 20 μ A; Se	= 20 μA; See Figure 1		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
I _{IH}	High-level input current	INIX at 0 V or V	Vx at 0 V or V _{CC}			10	μΑ
I _{IL}	Low-level input current	IIIX at 0 v or v	INX at 0 V or V _{CC}				μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V	; See Figure 3	25	40		kV/μs
SUPPL	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC} r	neasurement)			
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		1.8	2.8	
I _{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		2.3	3.6	
I _{CC1}		10 Mbps			2.2	3.2	
I_{CC2}	Cumply ourrent for \/ and \/	10 Mbps			2.9	4.5	A
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	OF Mhno	C 15 pF		2.8	4.1	mA
I _{CC2}		25 Mbps	$C_L = 15 pF$		4.3	6	
I _{CC1}		FO Mbno			3.8	5.8	
I _{CC2}		50 Mbps			6	9.1	

13 Switching Characteristics

 V_{CC1} at 3.3 V ± 5%, V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 1		10	17	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			0.5	4	ns
t _{sk(pp)}	Part-to-part skew time				8.5	ns
t _{sk(o)}	Channel-to-channel output skew time				4	ns
t _r	Output signal rise time	See Figure 1		2		ns
t _f	Output signal fall time			2		ns
t _{fS}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

⁽¹⁾ Also known as pulse skew.



 V_{CC1} and V_{CC2} at 3.3 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	-	TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	High lavel autout valtage	$I_{OH} = -4 \text{ mA}; S$	See Figure 1	V _{CC} -0.4	3		
V _{OH}	High-level output voltage	$I_{OH} = -20 \mu A;$	See Figure 1	V _{CC} -0.1	3.3		V
.,	Lavidaval autout valta sa	I _{OL} = 4 mA; Se	e Figure 1		0.2	0.4	
V _{OL}	Low-level output voltage	I _{OL} = 20 μA; Se		0	0.1	V	
V _{I(HYS)}	Input threshold voltage hysteresis						mV
I _{IH}	High-level input current	IN 1 0) /) /	,				μΑ
I _{IL}	Low-level input current	INx at 0 V or V	CC	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	25	40		kV/μs	
SUPPL	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC} m	easurement)		*	
I _{CC1}		DC to 4 Mbms	DC Input: V _I = V _{CC} or 0 V		1.8	2.8	
I _{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		1.8	2.8	
I _{CC1}		40 Mb = -			2.2	3.2	
I _{CC2}	0	10 Mbps			2.2	3.2	A
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	OF Mana	C 45 pF		2.8	4.1	mA
I _{CC2}		25 Mbps	$C_L = 15 pF$		2.8	4.1	
I _{CC1}		FO Mhas		3.8 5.8		5.8	
I _{CC2}		50 Mbps			3.8	5.8	

15 Switching Characteristics


 V_{CC1} and V_{CC2} at 3.3 V ± 5%, $T_A = -40^{\circ} C$ to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH},t_{PHL}	Propagation delay time	See Figure 1		12	20	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			1	5	ns
t _{sk(pp)}	Part-to-part skew time				6.8	ns
t _{sk(o)}	Channel-to-channel output skew time				5.5	ns
t _r	Output signal rise time	See Figure 1		2		ns
t _f	Output signal fall time			2		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.




16 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3ns, $t_f \leq$ 3ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 3. Common-Mode Transient Immunity Test Circuit

Copyright © 2012–2019, Texas Instruments Incorporated



17 Device Information

17.1 Package Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	7.6			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	7.6			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN EN 60112 (VDE 0303-11)	≥400			V
	Minimum internal gap (Internal Clearance)	Distance through the insulation	0.014			mm
R _{IO}	Isolation resistance, input to output ⁽¹⁾	Input to output, $\rm V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance input to output (1)	$V_{IO} = 0.4 \sin(2\pi ft), f = 1 MHz$		2		pF
C _I	Input capacitance to ground (2)	$V_{I} = V_{CC}/2 + 0.4 \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$		2		pF

⁽¹⁾ All pins on each side of the barrier tied together creating a two-terminal device.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

17.2 IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic Isolation Group	II	
	Rated mains voltages <= 150 Vrms	I - IV
stallation Classification	Rated mains voltages <= 300 Vrms	I - IV
	Rated mains voltages <= 400 Vrms	I - III

Product Folder Links: ISO7421E-Q1

⁽²⁾ Measured from input pin to ground.



17.3 Insulation Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V _{IORM}	Maximum working insulation voltage		1414	Vpeak
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, $t = 10 \text{ s}$, Partial discharge < 5 pC	2262	
V_{PR}	Input to output test voltage	After Input/Output Safety Test Subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, $t = 10 \text{ s}$, Partial discharge < 5 pC	1697	Vpeak
		Method b1, $V_{PR} = V_{IORM} \times 1.875$, t = 1 s (100% Production test) Partial discharge < 5 pC	2651	-
V _{IOTM}	Transient overvoltage	t = 60 sec (qualification)	4242	Vpeak
.,	location voltage per I II	V _{TEST} = V _{ISO} , t = 60 sec (qualification)	2500	\/***
V _{ISO}	Isolation voltage per UL	V _{TEST} = 1.2 x V _{ISO} , t = 1 sec (100% production)	3000	Vrms
R _S	Insulation resistance	V _{TEST} = 500 V at T _S = 150°C	>109	Ω
	Pollution degree		2	

17.4 Regulatory Information

VDE	CSA	UL
Certified according to DIN VDE V 0884-11:2017-01	Approved according to IEC 60950-1 and IEC 61010-1	Recognized under UL 1577 Component Recognition Program
Certificate Number: 40047657	Master Contract Number: 220991	File Number: E181974

17.5 IEC Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	MIN TYP MAX		
la	Cofety input suspent or sumply surrent	θ_{JA} =212°C/W, V _I = 5.5 V, T _J = 170°C, T _A = 25°C			112	A
15	Safety input, output, or supply current	$\theta_{JA} = 212^{\circ}\text{C/W}, \ V_{I} = 3.6 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			171	mA
Ts	Maximum Case Temperature				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

Product Folder Links: ISO7421E-Q1






Figure 4. DW-16 Theta-JC Thermal Derating Curve per IEC 60747-5-2




Figure 5. Typical ISO7421E-Q1 Application Circuit

17.6 Equivalent Input And Output Schematic Diagrams





Figure 6. I/O Schematic



18 Typical Characteristics





19 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cr	anges from Revision B (May 2012) to Revision C	Page
•	Deleted FEATURES bullet "Wide Ambient Temperature: -40°C to 125°C" since it was a duplicate entry	1
•	Changed FEATURES bullet From: "4 kV peak Maximum Isolation, 2.5 kVrms per UL 1577, IEC/VDE and CSA Approved, IEC 60950-1, IEC 61010-1 End Equipment Standards Approved. All Approvals Pending." To: "4242 V _{PK} Isolation per VDE, 2.5 kVrms Isolation per UL 1577, CSA Approved per IEC 60950-1 and IEC 61010-1 End Equipment Standards"	1
•	Changed From: "The ISO7421E-Q1 provides double galvanic isolation" To: "The ISO7421E-Q1 provides galvanic isolation" in Description section	1
•	Added Simplified Schematic of the device	1
•	Changed column titles From: "INPUT SIDE (VCC)" To: "INPUT SIDE V_{CC} (V_{CCI})" and From: "OUTPUT SIDE (VCC)" To: "OUTPUT SIDE V_{CC} (V_{CCO})" in Device Function Table	3
•	Changed MAX VALUE for V _I From: "6 V" To: "V _{CC} + 0.5 V"	3
•	Added : "Maximum voltage must not exceed 6 V. A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output."	3
•	Deleted Supply Current parameters with V_{CC1} and V_{CC2} at 5 V \pm 5% for ISO7420x in Electrical Characteristics table since ISO7420x is not included in the data sheet.	5
•	Deleted Supply Current parameters with V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5% for ISO7420x in Electrical Characteristics table since ISO7420x is not included in the data sheet.	6
•	Deleted Supply Current parameters with V_{CC1} at 3.3 V \pm 5%, V_{CC2} at 5 V \pm 5% for ISO7420x in Electrical Characteristics table since ISO7420x is not included in the data sheet.	7
•	Deleted Supply Current parameters with V_{CC1} and V_{CC2} at 3.3 V \pm 5% for ISO7420x in Electrical Characteristics table since ISO7420x is not included in the data sheet.	8
•	Changed V _{CC1} to V _{CCI} and Vcc/2 to 50% in Figure 1	9
•	Changed Vcc1 to V _{CCI} and IN From: "0V or V _{CC1} " To: "0 V" in Figure 2	9
•	Corrected 'Ground' symbols on both sides of the Isolation Barrier in Figure 3	9
•	Changed MIN specification for Clearance or L(I01) From: "8.34 mm" To: "7.6 mm" in Package Characteristics table.	10
•	Changed MIN specification for Creepage or L(I02) From: "8.1 mm" To: "7.6 mm" in Package Characteristics table	10
•	Changed CTI TEST CONDITIONS From: " DIN IEC 60112 / VDE 0303 Part 1" To: "DIN EN 60112 (VDE 0303-11)".	10
•	Added "V _{TEST} = 1.2 x V _{ISO} " to V _{ISO} parameter TEST CONDITIONS in Insulation Characteristics table	11
•	Changed VDE standard name From: "IEC 60747-5-2" To: "DIN VDE V 0884-11:2017-01" and document reference From: "File Number: Pending" To: "Certificate Number: 40047657" respectively in Regulatory Information table	11
•	Changed CSA standard reference From: "Approved under CSA Component Acceptance Notice" To: "Approved according to IEC 60950-1 and IEC 61010-1" and document reference From: "File Number: pending" To: "Master Contract Number: 220991" respectively in Regulatory Information table	11
•	Changed UL standard reference From: "1577" To: "UL 1577" in Regulatory Information table	
•	Changed ground symbol of 'Output' to differentiate it from 'Input' in Figure 6	12
Cr	nanges from Revision A (March 2012) to Revision B	Page
•	Changed signaling rate info from 1 to 50 Mbps.	
•	Changed Signaling rate max value from 1 to 50 Mbps, centered 0 in the min column.	4
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 8.5 max value to 9.1.	5
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 8.5 max value to 9.1 and changed 5.5 max value to 5.8.	6
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 5.5 max value to 5.8 and changed 8.5 max value to 9.1.	7
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 5.5 max	

Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated



SLLSEA5C -MARCH 2012-REVISED MARCH 2019

www.ti.com



Submit Documentation Feedback

15







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7421EQDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7421EQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7421E-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

● Catalog: ISO7421E

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7421EQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7421EQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated