



Support & training



CSD88584Q5DC SLPS598D – MAY 2017 – REVISED DECEMBER 2018


CSD88584Q5DC 40-V Half-Bridge NexFET[™] Power Block

1 Features

- Half-bridge power block
- High-density SON 5-mm × 6-mm footprint
- Low R_{DS(ON)} for minimized conduction losses
 2.4-W P_{Loss} at 35 A
- DualCool[™] thermally enhanced package
- Ultra-Low-inductance package
- RoHS compliant
- · Halogen free
- Lead-free terminal plating


2 Applications

- Three-Phase Bridge for Brushless DC Motor Control
- Up to 8s Battery Power Tools
- Other Half and Full Bridge Topologies




Copyright © 2017, Texas Instruments Incorporated

Power Block Schematic




3 Description

The CSD88584Q5DC 40-V power block is an optimized design for high-current motor control applications, such as handheld, cordless garden and power tools. This device utilizes TI's patented stacked die technology in order to minimize parasitic inductances while offering a complete half bridge in a space saving thermally enhanced DualCool[™] 5-mm × 6-mm package. With an exposed metal top, this power block device allows for simple heat sink application to draw heat out through the top of the package and away from the PCB, for superior thermal performance at the higher currents demanded by many motor control applications.



Device Information

DEV	ICE	QTY	MEDIA	PACKAGE	SHIP
CSD885	84Q5DC	2500	13-Inch Reel	SON	Таре
CSD8858	4Q5DCT	250	7-Inch Reel	5.00-mm × 6.00-mm Plastic Package	and Reel



Power Loss vs Output Current






Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Specifications	3
5.1 Absolute Maximum Ratings ⁽¹⁾	3
5.2 Recommended Operating Conditions	3
5.3 Power Block Performance	3
5.4 Thermal Information	3
5.5 Electrical Characteristics	4
5.6 Typical Power Block Device Characteristics	<mark>6</mark>
5.7 Typical Power Block MOSFET Characteristics.	8
6 Application and Implementation	10
6.1 Application Information	10
6.2 Brushless DC Motor With Trapezoidal Control	11
6.3 Power Loss Curves	13

6.4 Safe Operating Area (SOA) Curve 6.5 Normalized Power Loss Curves	
6.6 Design Example – Regulate Current to Maintain Safe Operation	
6.7 Design Example – Regulate Board and Case	
Temperature to Maintain Safe Operation	. 14
7 Layout	16
7.1 Layout Guidelines	. 16
7.2 Layout Example	
8 Device and Documentation Support	
8.1 Receiving Notification of Documentation Updates	. 19
8.2 Support Resources	. 19
8.3 Trademarks	
8.4 Electrostatic Discharge Caution	
8.5 Glossary	. 19
9 Mechanical, Packaging, and Orderable Information.	

4 Revision History

Changes from Revision C (January 2018) to Revision D	December 2018) Page
Updated current sense resistor description in applications	section
Changes from Revision * (May 2017) to Revision A (May	2017) Page
Updated Gate Driver part number in the Typical Circuit dr	awing1
Changes from Revision A (May 2017) to Revision B (Sep	tember 2017) Page
Updated Typical Safe Operating Area to extend to 50 A	
Changes from Revision B (September 2017) to Revision	C (January 2018) Page
• Changed V_{DD} = 10 V to V_{GS} = 10 V on the <i>Power Loss</i> v.	<i>Output Current</i> Power Loss vs Output Current plot
 Changed V_{DD} to V_{GS} in sections Recommended Operatin Block Device Characteristics 	g Conditions, Block Performance, & Typical Power
- Changed I_{DSS} test condition from 20 V to 32 V in the Electron	



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

 $T_J = 25^{\circ}C$ (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
	V _{IN} to P _{GND}	-0.8	40	
Voltage	V _{SW} to P _{GND}	-0.3	40	v
Voltage	GH to SH	-20	20	v
	GL to P _{GND}	-20	20	
Pulsed current rating, I _{DM} ⁽²⁾			400	A
Power dissipation, P _D			12	W
Avalanaha anaray E	High-side FET, I_D = 103 A, L = 0.1 mH		525	mJ
Avalanche energy, E _{AS}	Low-side FET, I_D = 103 A, L = 0.1 mH		525	- IIIJ
Operating junction temperature, T _J		-55	150	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Single FET conduction, max $R_{\theta JC}$ = 1.1°C/W, pulse duration ≤ 100 µs, single pulse.

5.2 Recommended Operating Conditions

 $T_J = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{GS}	Gate drive voltage		4.5	16	V
V _{IN}	Input supply voltage ⁽¹⁾			36	V
fsw	Switching frequency	C _{BST} = 0.1 μF (min)	5	50	kHz
I _{OUT}	RMS motor winding current			50	А
TJ	Operating temperature			125	°C

(1) Up to 32-V input use one capacitor per phase, MLCC 10 nF, 100 V, X7S, 0402, PN: C1005X7S2A103K050BB from V_{IN} to GND return. Between 32-V to 36-V input operation, add RC switch-node snubber as described in the Section 7.1.1 section of this data sheet.

5.3 Power Block Performance

 $T_{J} = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
P _{LOSS}	Power loss ⁽¹⁾	V_{IN} = 24 V, V_{GS} = 10 V, I_{OUT} = 35 A, f_{SW} = 20 kHz, T_J = 25°C, duty cycle = 50%, L = 480 µH		2.4		W
P _{LOSS}	Power loss	$V_{IN} = 24 \text{ V}, V_{GS} = 10 \text{ V},$ $I_{OUT} = 35 \text{ A}, f_{SW} = 20 \text{ kHz},$ $T_J = 125^{\circ}\text{C}, \text{ duty cycle} = 50\%,$ $L = 480 \mu\text{H}$		3.5		W

(1) Measurement made with eight 10-µF, 50-V, ±10% X5R (TDK C3225X5R1H106K250AB or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using UCC27210DDAR 100-V, 4-A driver IC.

5.4 Thermal Information

 $T_J = 25^{\circ}C$ (unless otherwise stated)

THERMAL METRIC			TYP	MAX	UNIT
	Junction-to-ambient thermal resistance (min Cu) ⁽²⁾			125	°C/W
R _{θJA}	Junction-to-ambient thermal resistance (max Cu) ^{(2) (1)}			50	0,00



T_J = 25°C (unless otherwise stated)

	THERMAL METRIC		TYP	MAX	UNIT
P	Junction-to-case thermal resistance (top of package) ⁽²⁾			2.1	°C/W
R _{θJC}	Junction-to-case thermal resistance (V _{IN} pin) ⁽²⁾			1.1	0,00

(1) Device mounted on FR4 material with $1-in^2$ (6.45-cm²) Cu.


(1) Device inclusion required on a reaction of the device on a reaction of the device inclusion of the device on a reaction of the device mounted on a reaction o


5.5 Electrical Characteristics

 $T_J = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CI	IARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	40			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 32 V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.2	1.7	2.3	V
	Drain to course on registence	V _{GS} = 4.5 V, I _{DS} = 30 A		1.0	1.5	
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 10 V, I _{DS} = 30 A		0.68	0.95	mΩ
9 _{fs}	Transconductance	V _{DS} = 4 V, I _{DS} = 30 A		149		S
DYNAMIC	CHARACTERISTICS				I	
CISS	Input capacitance			9540	12400	pF
C _{OSS}	Output capacitance	── V _{GS} = 0 V, V _{DS} = 20 V, f = 1 MHz		957	1240	pF
C _{RSS}	Reverse transfer capacitance			474	616	pF
R _G	Series gate resistance			1.0	2.0	Ω
Q _g	Gate charge total (4.5 V)			68	88	nC
Q _g	Gate charge total (10 V)			137	178	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = 20 V, I _{DS} = 30 A		26		nC
Q _{gs}	Gate charge gate-to-source			24		nC
Q _{g(th)}	Gate charge at V _{th}			16		nC
Q _{OSS}	Output charge	V _{DS} = 20 V, V _{GS} = 0 V		42		nC
t _{d(on)}	Turnon delay time			11		ns
t _r	Rise time	V _{DS} = 20 V, V _{GS} = 10 V,		24		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 30 \text{ A}, \text{ R}_{G} = 0 \Omega$ 53		ns		
t _f	Fall time			17		ns
DIODE CH	ARACTERISTICS				I	
V _{SD}	Diode forward voltage	I _{DS} = 30 A, V _{GS} = 0 V		0.75	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 20 V, I _F = 30 A,		34		nC
t _{rr}	Reverse recovery time	di/dt = 300 A/µs		24		ns








Max $R_{\theta JA}$ = 50°C/W when mounted on 1 in^2 (6.45 cm²) of 2-oz (0.071-mm) thick Cu.

Max $R_{\theta,JA}$ = 125°C/W when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.


5.6 Typical Power Block Device Characteristics

The typical power block system characteristic curves (Power Loss vs Output Current through Normalized Power Loss vs Duty Cycle) are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 2-oz copper thickness. See *Section 6* section for detailed explanation. $T_J = 125^{\circ}$ C, unless stated otherwise.






CSD88584Q5DC SLPS598D – MAY 2017 – REVISED DECEMBER 2018




5.7 Typical Power Block MOSFET Characteristics

 T_J = 25°C, unless stated otherwise.









6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information


Historically, battery powered tools have favored brushed DC configurations to spin their primary motors, but more recently, the advantages offered by brushless DC operation (BLDC) operation have brought about the advent of popular designs that favor the latter. Those advantages include, but are not limited to higher efficiency and therefore longer battery life, superior reliability, greater peak torque capability, and smooth operation over a wider range of speeds. However, BLDC designs put increased demand for higher power density and current handling capabilities on the power stage responsible for driving the motor.

The CSD88584Q5DC is part of TI's power block product family and is a highly optimized product designed explicitly for the purpose driving higher current DC motors in power and gardening tools. It incorporates TI's latest generation silicon which has been optimized for low resistance to minimize conduction losses and offer excellent thermal performance. The power block utilizes TI's stacked die technology to offer one complete half bridge vertically integrated into a single 5-mm × 6-mm package with a DualCool exposed metal case. This feature allows the designer to apply a heatsink to the top of the package and pull heat away from the PCB, thus maximizing the power density while reducing the power stage footprint by up to 50%.



6.2 Brushless DC Motor With Trapezoidal Control

The trapezoidal commutation control is simple and has fewer switching losses compared to sinusoidal control.



Copyright © 2017, Texas Instruments Incorporated

Figure 6-1. Functional Block Diagram

The block diagram shown in Figure 6-1 offers a simple instruction of what is required to drive a BLDC motor: one microcontroller, one three-phase driver IC, 3 power blocks (historically 6 power MOSFETs) and 3 Hall effect sensors. The microcontroller responsible for block commutation must always know the rotor orientation or its position relative to the stator coils. This is easy achieved with a brushed DC motor due to the fixed geometry and position of the rotor windings, shaft and commutator.

A three-phase BLDC motor requires three Hall effect sensors or a rotary encoder to detect the rotor position in relation to stator armature windings. Combining these three Hall effect sensors output signals, the microcontroller can determine the proper commutation sequence. The three Hall sensors named A, B, and C are mounted on the stator core at 120° intervals and the stator phase windings are implemented in a star configuration. For every 60° of motor rotation, one Hall sensor changes its state. Based on the Hall sensor outputs code, at the end of each block commutation interval the ampere conductors are commutated to the next position. There are 6 steps needed to complete a full electrical cycle. The number of block commutation cycles to complete a full mechanical rotation is determined by the number of rotor pole pairs.

CSD88584Q5DC SLPS598D – MAY 2017 – REVISED DECEMBER 2018






Figure 6-2. Winding Current Waveforms on a BLDC Motor

Figure 6-2 above shows the three phase motor winding currents i_U, i_V, and i_W when running at 100% duty cycle.

Trapezoidal commutation control offers the following advantages:

- Only two windings in series carry the phase winding current at any time while the third winding is open.
- Only one current sensor is necessary for all 3 windings U, V, and W.
- The position of the current sensor allows the use of low-cost shunt resistors.

However, trapezoidal commutation control has the disadvantage of commutation torque ripple. The current sense on a three-phase inverter can be configured to use a single-shunt or three different sense resistors. For cost sensitive applications targeting sensorless control, the three Hall effect sensors can be replaced with BEMF voltage feedback dividers.

To obtain faster motor rotations and higher revolutions per minute (RPM), shorter periods and higher V_{IN} voltage are necessary. Contrarily, to reduce the rotational speed of the motor, it is necessary to lower the RMS voltage applied across stator windings. This can easily be easily achieved by modulating the duty cycle, while maintain a constant switching frequency. Frequency for the three-phase inverter chosen is usually low between 10 kHz to 50 kHz to reduce winding losses and to avoid audible noise.

Copyright © 2021 Texas Instruments Incorporated



6.3 Power Loss Curves


CSD88584Q5DC was designed to operate up to 7-cell Li-Ion battery voltage applications ranging from 18 V to 32 V, typical 24 V. For 8s, input voltages between 32 V to 36 V, RC snubbers are required for each switch-node U, V, and W. To reduce ringing, refer to the *Section 7.1.1* section. In an effort to simplify the design process, Texas Instruments has provided measured power loss performance curves over a variety of typical conditions.

Power Loss vs Output Current plots the CSD88584Q5DC power loss as a function of load current. The measured power loss includes both input conversion loss and gate drive loss.

Equation 1 is used to generate the power loss curve:

Power loss (W) =
$$(V_{IN} \times I_{IN SHUNT}) + (V_{DD} \times I_{DD SHUNT}) - (V_{SW AVG} \times I_{OUT})$$
 (1)

The power loss measurements were made on the circuit shown in Figure 6-3, power block devices for legs U and V, PB1 and PB2 were disabled by shorting the CSD88584Q5DC high-side and low-side FETs gate-tosource terminals. Current shunt lin_shunt provides Input current and Idd_SHUNT provides driver supply current measurements. The winding current is measured from the DC load. An averaging circuit provides switch node W equivalent RMS voltage.



Copyright © 2017, Texas Instruments Incorporated

Figure 6-3. Power Loss Test Circuit

The RMS current on the CSD88584Q5DC device depends on the motor winding current. For trapezoidal control, the MOSFET RMS current is calculated using Equation 2.

$$I_{RMS} = I_{OUT} \times \sqrt{2}$$

(2)

Taking into consideration system tolerances with the current measurement scheme, the inverter design needs to withstand a 20% overload current.

Winding RMS Current (A)	CSD88584Q5DC I _{RMS} (A)	Overload 120% × I _{RMS} (A)			
30	42	51			
40	56	68			
50	70	85			

Table 6-1. RMS and Overload Current Calculations



6.4 Safe Operating Area (SOA) Curve

The SOA curve in Typical Safe Operating Area provide guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. This curve outlines the board and case temperatures required for a given load current. The area under the curve dictates the safe operating area. This curve is based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 2-oz copper thickness.

6.5 Normalized Power Loss Curves

The normalized curves in the CSD88584Q5DC data sheet provide guidance on the power loss and SOA adjustments based on application specific needs. These curves show how the power loss and SOA temperature boundaries will adjust for different operation conditions. The primary Y-axis is the normalized change in power loss while the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the typical power loss. The change in SOA temperature is subtracted from the SOA curve.

6.6 Design Example – Regulate Current to Maintain Safe Operation

If the case and board temperature of the power block are known, the SOA can be used to determine the maximum allowed current that will maintain operation within the safe operating area of the device. The following procedure outlines how to determine the RMS current limit while maintaining operation within the confines of the SOA, assuming the temperatures of the top of the package and PCB directly underneath the part are known.

- 1. Start at the maximum current of the device on the Y-axis and draw a line from this point at the known top case temperature to the known PCB temperature.
- 2. Observe where this point intersects the T_X line.
- 3. At this intersection with the T_X line, draw vertical line until you hit the SOA current limit. This intercept is the maximum allowed current at the corresponding power block PCB and case temperatures.

In the example below, we show how to achieve this for the temperatures $T_C = 124^{\circ}C$ and $T_B = 120^{\circ}C$. First we draw from 50 A on the Y-axis at 124°C to 120°C on the X-axis. Then, we draw a line up from where this line crosses the T_X line to see that this line intercepts the SOA at 39 A. Thus we can assume if we are measuring a PCB temperature of 124°C, and a top case temperature of 120°C, the power block can handle 39-A RMS, at the normalized conditions. At conditions that differ from those in Power Loss vs Output Current, the user may be required to make an SOA temperature adjustment on the T_X line, as shown in the next section.




Figure 6-4. Regulating Current to Maintain Safe Operation

6.7 Design Example – Regulate Board and Case Temperature to Maintain Safe Operation

In the previous example we showed how given the PCB and case temperature, the current of the power block could be limited to ensure operation within the SOA. Conversely, if the current and other application conditions



are known, one can determine from the SOA what board or case temperature the user will need to limit their design to. The user can estimate product loss and SOA boundaries by arithmetic means (see Section 6.7.1 section). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps the user should take to predict product performance for any set of system conditions.

6.7.1 Operating Conditions

- Winding output current (I_{OUT}) = 40 A
- Input voltage (V_{IN}) = 32 V
- Switching frequency (F_{SW}) = 40 kHz
- Duty cycle (D.C.) = 95%

6.7.2 Calculating Power Loss

- Power loss at 40 A ≈ 4.7 W (Power Loss vs Output Current)
- Normalized power loss for switching frequency ≈ 1.24 (Normalized Power Loss vs Switching Frequency)
- Normalized power loss for input voltage ≈ 1.09 (Normalized Power Loss vs Input Voltage)
- Normalized power loss for duty cycle ≈ 1.06 (Normalized Power Loss vs Duty Cycle)
- Final calculated power loss = 4.7 W × 1.24 × 1.09 × 1.06 ≈ 6.7 W

6.7.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency ≈ 1.7°C (Normalized Power Loss vs Switching Frequency)
- SOA adjustment for input voltage ≈ 0.6°C (Normalized Power Loss vs Input Voltage)
- SOA adjustment for duty cycle ≈ 0.4°C (Normalized Power Loss vs Duty Cycle)
- Final calculated SOA adjustment = 1.7 + 0.6 + 0.4 ≈ 2.7°C

In the Section 6.6 section above, the estimated power loss of the CSD88584Q5DC would increase to 6.7 W. In addition, the maximum allowable board temperature would have to increase by 2.7°C. In Figure 6-5, the SOA graph was adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current (40 A) to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the T_X line.
- 3. Adjust the intersection point by subtracting the temperature adjustment value.

In this design example, the SOA board/ambient temperature adjustment yields a decrease of allowed junction temperature of 2.7°C from 121.0°C to 118.3°C. Now it is known that the intersection of the case and PCB temperatures on the T_X line must stay below this point. For instance, if the power block case is observed operating at 124°C, the PCB temperature must in turn be kept under 115°C to maintain this crossover point.




Figure 6-5. Regulate Temperature to Maintain Safe Operation



7 Layout


The two key system-level parameters that can be optimized with proper PCB design are electrical and thermal performance. A proper PCB layout will yield maximum performance in both areas. Below are some tips for how to address each.

7.1 Layout Guidelines

7.1.1 Electrical Performance

The CSD88584Q5DC power block has the ability to switch at voltage rates greater than 1 kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors; high-current, high dl/dT switching path; current shunt resistors; and GND return planes. As with any high-power inverter operated in hard switching mode, there will be voltage ringing present on the switch nodes U, V, and W. Switch-node ringing appears mainly at the HS FET turnon commutation with positive winding current direction. The U, V, and W phase connections to the BLDC motor can be usually excluded from the ringing behavior since they are subjected to high-peak currents but low dl/dT slew-rates. However, a compact PCB design with short and low-parasitic loop inductances is critical to achieve low ringing and compliance with EMI specifications.

For safe and reliable operation of the three-phase inverter, motor phase currents have to be accurately monitored and reported to the system microcontroller. One current sensor needs to be connected on each motor phase winding U, V, and W. This sensing method is best for current sensing as it provides good accuracy over a wide range of duty cycles, motor torque, and winding currents. Using current sensors is recommended because it is less intrusive to the V_{IN} and GND connections.



Copyright © 2017, Texas Instruments Incorporated

Figure 7-1. Recommended Ringing Reduction Components

However, for cost sensitive applications, current sensors are generally replaced with current sense resistors.

- For designs using the 60-V three-phase smart gate driver DRV8320SRHBR, current sense resistor R_{CS} can be placed between common source terminals for all 3 power block devices CSD88584Q5DC to P_{GND} and measured using an external current sense amplifier as depicted in Figure 7-1 above.
- For designs using the 60-V three-phase gate driver DRV8323RSRGZT, three current sense resistors R_{CS1}, R_{CS2} and R_{CS3} can be used between each CSD88584Q5DC source terminal to GND and measured by the included DRV8323 current sense amplifiers. The three-phase driver IC should be placed as close as possible to the power block gate GL and GH terminals.



Breaking the high-current flow path from the source terminals of the power block to GND by introducing the R_{CS} current shunt resistors introduces parasitic PCB inductance. In the event the switch node waveforms exhibits peak ringing that reaches undesirable levels, the ringing can be reduced by using the following ringing reduction components:

- The use of a high-side gate resistor in series with the GH pin is one effective way to reduce peak ringing. The recommended HS FET gate resistor value will range between 4.7 Ω to 10 Ω depending on the driver IC output characteristics used in conjunction with the power block device. The low-side FET gate pin GL should connect directly to the driver IC output to avoid any parasitic cdV/dT turnon effect.
- Low inductance MLCC caps C4, C5, and C6 can be used across each power block device from V_{IN} to the source terminal P_{GND}. MLCC 10 nF, 100 V, ±10%, X7S, 0402, PN: C1005X7S2A103K050BB are recommended.
- Ringing can be reduced via the implementation of RC snubbers from each switch node U, V, and W to GND. Recommended snubber component values are as follows:
 - Snubber resistors Rs1, Rs2, Rs3: 2.21 Ω, 1%, 0.125 W, 0805, PN: CRCW08052R21FKEA
 - Snubber caps Cs1, Cs2, and Cs3: MLCC 4.7 nF, 100 V, X7S, 0402, PN: C1005X7S2A472M050BB

With a switching frequency of 20 kHz on the three-phase inverter, the power dissipation on the RC snubber resistor is 80 mW per channel. As a result, 0805 package size for resistors Rs1, Rs2, and Rs3 is adequate.

7.1.2 Thermal Considerations

The CSD88584Q5DC power block device has the ability to utilize the PCB copper planes as the primary thermal path. As such, the use of thermal vias included in the footprint is an effective way to pull away heat from the device and into the system board. Concerns regarding solder voids and manufacturability issues can be addressed through the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from one another to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed by the design. The example in Figure 7-2 uses vias with a 10-mil drill hole and a 16-mil solder pad.
- Tent the opposite side of the via with solder-mask. Ultimately the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

To take advantage of the DualCool thermally enhanced package, an external heatsink can be applied on top of the power block devices. For low EMI, the heatsink is usually connected to GND through the mounting screws to the PCB. Gap pad insulators with good thermal conductivity should be used between the top of the package and the heatsink. The Bergquist Sil-Pad 980 is recommended which provides excellent thermal impedance of 1.07°C/W at 50 psi.



7.2 Layout Example




Figure 7-3. Bottom Layer

The placement of the input capacitors C4, C5, and C6 relative to V_{IN} and P_{GND} pins of CSD88584Q5DC device should have the highest priority during the component placement routine. It is critical to minimize the V_{IN} to GND parasitic loop inductance. A shunt resistor R21 is used between all three U4, U5, and U6 power block source terminals to the input supply GND return pin.

Input RMS current filtering is achieved via two bulk caps C17 and C18. Based on the RMS current ratings, the recommended part number for input bulk is CAP AL, 330 µF, 63 V, ±20%, PN: EMVA630ADA331MKG5S.



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

NexFET[™], DualCool[™], and are trademarks of TI. TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Table 9-1. Pin Configuration Table						
POSITION	PIN NAME	DESCRIPTION				
1	GH	High Side Gate				
2	SH	High Side Gate Return				
3-11	V _{SW}	Switch Node				
12-20	P _{GND}	Power Ground				
21	NC	No Connect				
22	GL	Low Side Gate				
23-26	NC	No Connect				
27	V _{IN}	Input Voltage				

Table 9-1. Pin Configuration Table


DMM0022A



PACKAGE OUTLINE

LSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Tie bar size and position may vary.




DMM0022A

EXAMPLE BOARD LAYOUT

LSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




DMM0022A

EXAMPLE STENCIL DESIGN

LSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD88584Q5DC	ACTIVE	VSON-CLIP	DMM	22	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	88584	Samples
CSD88584Q5DCT	ACTIVE	VSON-CLIP	DMM	22	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	88584	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated