



# TPS53129 Dual Synchronous Step-Down Controller with Auto-Skip Eco-mode™ for Low Voltage Power Rails


## 1 Features

- D-CAP2™ Mode Control
  - Fast Transient Response
  - No External Parts Required for Loop Compensation
  - Compatible With Ceramic Output Capacitors
- High Initial Reference Accuracy ( $\pm 1\%$ )
- Low Output Ripple
- Wide Input Voltage Range: 4.5 V to 24 V
- Output Voltage Range: 0.76 V to 5.5 V
- Low-Side  $R_{DS(ON)}$  Loss-Less Current Sensing
- Adaptive Gate Drivers with Integrated Boost Diode
- Adjustable Soft Start
- Non-Sinking Pre-Biased Soft Start
- 700-kHz Switching Frequency
- Cycle-by-Cycle Over-Current Limiting Control
- 30-mV to 300-mV OCP Threshold Voltage
- Thermally Compensated OCP by 4000 ppm/°C at  $I_{TRIP}$
- Auto-Skip Eco-mode™ for High Efficiency at Light Load

## 2 Applications

- Point-of-Load Regulation in Low Power Systems for Wide Range of Applications
  - Digital TV Power Supply
  - Networking Home Terminal
  - Digital Set-Top Box (STB)
  - DVD Player/Recorder
  - Gaming Consoles

## 4 Simplified Schematics



## 3 Description


The TPS53129 is a dual, adaptive on-time D-CAP2™ mode synchronous buck controller. The TPS53129 enables system designers to complete the suite of various end equipment's power bus regulators with cost effective, low component count, and low standby current solution. The main control loop for the TPS53129 uses the D-CAP2™ mode control which provides a very fast transient response with no external components. The TPS53129 also has a circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR, ceramic capacitors. The fixed frequency emulated adaptive on-time control supports seamless operation between PWM mode at heavy load condition and reduced frequency operation at light load for high efficiency down to milliampere range. The device provides convenient and efficient operation with input voltages from 4.5 V to 24 V and output voltages from 0.76 V to 5.5 V.

The TPS53129 is available in 4-mm x 4-mm 24-pin QFN (RGE) or 24-pin TSSOP (PW) packages, and is specified from -40°C to 85°C ambient temperature range.

### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE    | BODY SIZE (NOM)   |
|-------------|------------|-------------------|
| TPS53129    | VQFN (24)  | 4.00 mm x 4.00 mm |
|             | TSSOP (24) | 4.40 mm x 7.80 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



## Table of Contents


|                                                |          |                                                                  |           |
|------------------------------------------------|----------|------------------------------------------------------------------|-----------|
| <b>1 Features</b> .....                        | <b>1</b> | 9.2 Functional Block Diagrams .....                              | <b>8</b>  |
| <b>2 Applications</b> .....                    | <b>1</b> | 9.3 Feature Description .....                                    | <b>9</b>  |
| <b>3 Description</b> .....                     | <b>1</b> | 9.4 Device Functional Modes .....                                | <b>11</b> |
| <b>4 Simplified Schematics</b> .....           | <b>1</b> | <b>10 Application and Implementation</b> .....                   | <b>12</b> |
| <b>5 Revision History</b> .....                | <b>2</b> | 10.1 Application Information .....                               | <b>12</b> |
| <b>6 Pin Configuration and Functions</b> ..... | <b>3</b> | 10.2 Typical Application .....                                   | <b>12</b> |
| <b>7 Specifications</b> .....                  | <b>4</b> | <b>11 Power Supply Recommendations</b> .....                     | <b>19</b> |
| 7.1 Absolute Maximum Ratings .....             | <b>4</b> | <b>12 Layout</b> .....                                           | <b>20</b> |
| 7.2 Handling Ratings .....                     | <b>4</b> | 12.1 Layout Suggestions .....                                    | <b>20</b> |
| 7.3 Recommended Operating Conditions .....     | <b>4</b> | 12.2 Layout Example .....                                        | <b>20</b> |
| 7.4 Thermal Information .....                  | <b>5</b> | <b>13 Device and Documentation Support</b> .....                 | <b>21</b> |
| 7.5 Electrical Characteristics .....           | <b>5</b> | 13.1 Trademarks .....                                            | <b>21</b> |
| 7.6 Timing Requirements .....                  | <b>6</b> | 13.2 Electrostatic Discharge Caution .....                       | <b>21</b> |
| <b>8 Typical Characteristics</b> .....         | <b>7</b> | 13.3 Glossary .....                                              | <b>21</b> |
| <b>9 Detailed Description</b> .....            | <b>8</b> | <b>14 Mechanical, Packaging, and Orderable Information</b> ..... | <b>21</b> |
| 9.1 Overview .....                             | <b>8</b> |                                                                  |           |

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Original (July 2010) to Revision A                                                                        | Page      |
|------------------------------------------------------------------------------------------------------------------------|-----------|
| • Changed format to meet latest data sheet standards; added new sections and moved existing sections .....             | <b>1</b>  |
| • Added Eco-mode on first page .....                                                                                   | <b>1</b>  |
| • Added QFN and TSSOP schematics .....                                                                                 | <b>1</b>  |
| • Added $V_{(ESD)}$ value .....                                                                                        | <b>4</b>  |
| • Added Thermal Information .....                                                                                      | <b>5</b>  |
| • Changed min for $V_{VREG5}$ .....                                                                                    | <b>5</b>  |
| • Changed max for $R_{DRV1}$ at -100 mA .....                                                                          | <b>5</b>  |
| • Changed the $I_{(SSC)}$ Min value From: -1.44 to -2.56 $\mu A$ and the Max value From: -2.56 To: -1.44 $\mu A$ ..... | <b>6</b>  |
| • Added Timing Requirements table .....                                                                                | <b>6</b>  |
| • Added Overview .....                                                                                                 | <b>8</b>  |
| • Added Device Functional Modes section .....                                                                          | <b>11</b> |
| • Added Application Information .....                                                                                  | <b>12</b> |
| • Added Design Parameters table .....                                                                                  | <b>13</b> |
| • Added Power Supply Recommendations .....                                                                             | <b>19</b> |
| • Updated Layout Example .....                                                                                         | <b>20</b> |

## 6 Pin Configuration and Functions



### Pin Functions

| PIN          |        |        | I/O | DESCRIPTION                                                                                                                                                                                                    |
|--------------|--------|--------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME         | NO.    |        |     |                                                                                                                                                                                                                |
|              | RGE    | PW     |     |                                                                                                                                                                                                                |
| VBST1, VBST2 | 23, 8  | 2, 11  | I   | Supply input for high-side NFET driver. Bypass to SWx with a high-quality 0.1-μF ceramic capacitor. An external schottky diode can be added from VREG5 if forward drop is critical to drive the high-side FET. |
| EN1, EN2     | 24, 7  | 3, 10  | I   | Enable. Pull High to enable SMPS.                                                                                                                                                                              |
| VO1, VO2     | 1, 6   | 4, 9   | I   | Output voltage inputs for on-time adjustment and output discharge. Connect directly to the output voltage.                                                                                                     |
| VFB1, VFB2   | 2, 5   | 5, 8   | I   | D-CAP2 feedback inputs. Connect to output voltage with resistor divider.                                                                                                                                       |
| GND          | 3      | 6      | I   | Signal ground pin. Connect to PGND1, PGND2 and system ground at a single point.                                                                                                                                |
| DRVH1, DRVH2 | 22, 9  | 1, 12  | O   | High-side N-Channel MOSFET gate driver outputs. SWx referenced drivers switch between SWx (OFF) and VBSTx (ON).                                                                                                |
| SW1, SW2     | 21, 10 | 24, 13 | I/O | Switch node connections for both the high-side drivers and the over current comparators.                                                                                                                       |
| DRVL1, DRVL2 | 20, 11 | 23, 14 | O   | Low-side N-Channel MOSFET gate driver outputs. PGND referenced drivers switch between PGNDx (OFF) and VREG5 (ON).                                                                                              |
| PGND1, PGND2 | 19, 12 | 22, 15 | I/O | Power ground connections for both the low-side drivers and the over current comparators. Connect PGND1, PGND2 and GND strongly together near the IC.                                                           |
| TRIP1, TRIP2 | 18, 13 | 21, 16 | I   | Over current threshold programming pin. Connect to GND with a resistor to GND to set threshold for low-side $R_{DS(ON)}$ current limit.                                                                        |
| VIN          | 17     | 20     | I   | Supply Input for 5-V linear regulator. Bypass to GND with a minimum high-quality 0.1-μF ceramic capacitor.                                                                                                     |
| V5FILT       | 15     | 18     | I   | 5-V supply input for the entire control circuitry except the MOSFET drivers. Bypass to GND with a minimum high-quality 1.0-μF ceramic capacitor. V5FILT is connected to VREG5 via an internal 10-Ω resistor.   |
| VREG5        | 16     | 19     | O   | Output of 5-V linear regulator and supply for MOSFET drivers. Bypass to GND with a minimum high-quality 4.7-μF ceramic capacitor. VREG5 is connected to V5FILT via an internal 10-Ω resistor.                  |
| SS1, SS2     | 4,14   | 7, 17  | I   | Soft-start programming pin. Connect capacitor from SSx pin to GND to program soft-start time.                                                                                                                  |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                |                               | MIN                                        | MAX  | UNIT |    |
|----------------|-------------------------------|--------------------------------------------|------|------|----|
| V <sub>I</sub> | Input voltage                 | VIN, EN1, EN2                              | -0.3 | 26   | V  |
|                |                               | VBST1, VBST2                               | -0.3 | 32   |    |
|                |                               | VBST1 - SW1, VBST2 - SW2                   | -0.3 | 6    |    |
|                |                               | V5FILT, VFB1, VFB2, TRIP1, TRIP2, VO1, VO2 | -0.3 | 6    |    |
|                |                               | SW1, SW2                                   | -2   | 26   |    |
| V <sub>O</sub> | Output voltage                | DRVH1, DRVH2                               | -1   | 32   | V  |
|                |                               | DRVH1 - SW1, DRVH2 - SW2                   | -0.3 | 6    |    |
|                |                               | DRVL1, DRVL2, VREG5, SS1, SS2              | -0.3 | 6    |    |
|                |                               | PGND1, PGND2                               | -0.3 | 0.3  |    |
| T <sub>A</sub> | Operating ambient temperature |                                            | -40  | 85   | °C |
| T <sub>J</sub> | Junction temperature          |                                            | -40  | 150  | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

|                    |                           |                                                                                          | MIN   | MAX  | UNIT |
|--------------------|---------------------------|------------------------------------------------------------------------------------------|-------|------|------|
| T <sub>stg</sub>   | Storage temperature range |                                                                                          | -55   | 150  | °C   |
| V <sub>(ESD)</sub> | Electrostatic discharge   | Human body model (HBM), per AN/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>                | −2000 | 2000 | V    |
|                    |                           | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | −500  | 500  | V    |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|          |                                |                               | MIN  | MAX | UNIT |
|----------|--------------------------------|-------------------------------|------|-----|------|
| $V_{IN}$ | Supply input voltage           | VIN                           | 4.5  | 24  | V    |
|          |                                | V5FILT                        | 4.5  | 5.5 |      |
| $V_I$    | Input voltage                  | VBST1, VBST2                  | -0.1 | 30  | V    |
|          |                                | VBST1 - SW1, VBST2 - SW2      | -0.1 | 5.5 |      |
|          |                                | VFB1, VFB2, VO1, VO2          | -0.1 | 5.5 |      |
|          |                                | TRIP1, TRIP2                  | -0.1 | 0.3 |      |
|          |                                | EN1, EN2                      | -0.1 | 24  |      |
|          |                                | SW1, SW2                      | -1.8 | 24  |      |
| $V_O$    | Output voltage                 | DRVH1, DRVH2                  | -0.1 | 30  | V    |
|          |                                | VBST1 - SW1, VBST2 - SW2      | -0.1 | 5.5 |      |
|          |                                | DRVL1, DRVL2, VREG5, SS1, SS2 | -0.1 | 5.5 |      |
|          |                                | PGND1, PGND2                  | -0.1 | 0.1 |      |
| $T_A$    | Operating free-air temperature |                               | -40  | 85  | °C   |
| $T_J$    | Operating junction temperature |                               | -40  | 125 | °C   |

## 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | TPS53129 |        | UNIT |
|-------------------------------|----------------------------------------------|----------|--------|------|
|                               |                                              | RGE      | PW     |      |
|                               |                                              | 24 PIN   | 24 PIN |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 35.4     | 88.9   | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 39.1     | 26.5   |      |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 13.6     | 43.5   |      |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.5      | 1.1    |      |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 13.6     | 43     |      |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 3.8      | N/A    |      |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                             |                                     | TEST CONDITIONS                                                                                                   | MIN   | TYP | MAX   | UNIT |
|---------------------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------|-------|-----|-------|------|
| SUPPLY CURRENT                        |                                     |                                                                                                                   |       |     |       |      |
| I <sub>IN</sub>                       | VIN supply current                  | VIN current, T <sub>A</sub> = 25°C, VREG5 tied to V5FILT, EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.8 V, SW1 = SW2 = 0.5 V |       | 450 | 800   | μA   |
| I <sub>VINSDN</sub>                   | VIN shutdown current                | VIN current, T <sub>A</sub> = 25°C, no load , EN1 = EN2 = 0 V, VREG5 = ON                                         |       | 30  | 60    | μA   |
| VFB VOLTAGE AND DISCHARGE RESISTANCE  |                                     |                                                                                                                   |       |     |       |      |
| V <sub>BG</sub>                       | Bandgap initial regulation accuracy | T <sub>A</sub> = 25°C                                                                                             | –1    |     | 1     | %    |
| V <sub>VFBTHx</sub>                   | VFBx threshold voltage              | T <sub>A</sub> = 25°C, SW <sub>inj</sub> = OFF                                                                    | 748   | 758 | 768   | mV   |
|                                       |                                     | TA = 0°C to 70°C, SW <sub>inj</sub> = OFF <sup>(1)</sup>                                                          | 746.6 |     | 769.4 |      |
|                                       |                                     | T <sub>A</sub> = -40°C to 85°C, SW <sub>inj</sub> = OFF <sup>(1)</sup>                                            | 745   |     | 771   |      |
| I <sub>VFB</sub>                      | VFB input current                   | VFBx = 0.8 V, T <sub>A</sub> = 25°C                                                                               | –100  | –10 | 100   | nA   |
| R <sub>Dischg</sub>                   | VO discharge resistance             | ENx = 0 V, VOx = 0.5 V, T <sub>A</sub> = 25°C                                                                     |       | 40  | 80    | Ω    |
| VREG5 OUTPUT                          |                                     |                                                                                                                   |       |     |       |      |
| V <sub>VREG5</sub>                    | VREG5 output voltage                | T <sub>A</sub> = 25°C, 5.5 V < VIN < 24 V, 0 < I <sub>VREG5</sub> < 10 mA                                         | 4.6   | 5.0 | 5.2   | V    |
| V <sub>LN5</sub>                      | Line regulation                     | 5.5 V < VIN < 24 V, I <sub>VREG5</sub> = 10 mA                                                                    |       |     | 20    | mV   |
| V <sub>LD5</sub>                      | Load regulation                     | 1 mA < I <sub>VREG5</sub> < 10 mA                                                                                 |       |     | 40    | mV   |
| I <sub>VREG5</sub>                    | Output current                      | VIN = 5.5 V, V <sub>REG5</sub> = 4.0 V, T <sub>A</sub> = 25°C                                                     |       | 170 |       | mA   |
| OUTPUT: N-CHANNEL MOSFET GATE DRIVERS |                                     |                                                                                                                   |       |     |       |      |
| R <sub>DRVH</sub>                     | DRVH resistance                     | Source, I <sub>DRVHx</sub> = –100 mA                                                                              |       | 5.5 | 11    | Ω    |
|                                       |                                     | Sink, I <sub>DRVHx</sub> = 100 mA                                                                                 |       | 2.5 | 5     |      |
| R <sub>DRVL</sub>                     | DRVL resistance                     | Source, I <sub>DRVLx</sub> = –100 mA                                                                              |       | 4   | 12    | Ω    |
|                                       |                                     | Sink, I <sub>DRVLx</sub> = 100 mA                                                                                 |       | 2   | 4     |      |
| T <sub>D</sub>                        | Dead time                           | DRVHx-low to DRVLx-on                                                                                             | 20    | 50  | 80    | ns   |
|                                       |                                     | DRVLx-low to DRVHx-on                                                                                             | 20    | 40  | 80    |      |
| INTERNAL BOOST DIODE                  |                                     |                                                                                                                   |       |     |       |      |
| V <sub>FBST</sub>                     | Forward voltage                     | V <sub>VREG5-VBSTx</sub> , I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C                                          | 0.7   | 0.8 | 0.9   | V    |
| I <sub>VBSTLK</sub>                   | VBST leakage current                | VBSTx = 29 V, SWx = 24 V, T <sub>A</sub> = 25°C                                                                   |       | 0.1 | 1     | μA   |
| SOFT START                            |                                     |                                                                                                                   |       |     |       |      |

(1) Not production tested - ensured by design.

## Electrical Characteristics (continued)


over operating free-air temperature range (unless otherwise noted)

| PARAMETER                                      |                                           | TEST CONDITIONS                                                                                                  | MIN   | TYP | MAX   | UNIT   |
|------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------|-------|-----|-------|--------|
| I <sub>SSC</sub>                               | SS1/SS2 charge current                    | V <sub>SS1</sub> /V <sub>SS2</sub> = 0 V, T <sub>A</sub> = 25°C                                                  | −2.56 | −2  | −1.44 | μA     |
| TC <sub>ISSC</sub>                             | I <sub>SSC</sub> temperature coefficient  | On the basis of 25°C <sup>(1)</sup>                                                                              | −3.3  |     | 3.3   | nA/°C  |
| I <sub>SSD</sub>                               | SS1/SS2 discharge current                 | V <sub>SS1</sub> /V <sub>SS2</sub> = 0.5 V                                                                       | 100   | 150 |       | μA     |
| UVLO                                           |                                           |                                                                                                                  |       |     |       |        |
| V <sub>UV5VFILT</sub>                          | V5FILT UVLO threshold                     | V5FILT rising                                                                                                    | 3.7   | 4.0 | 4.3   | V      |
|                                                |                                           | Hysteresis                                                                                                       | 0.2   | 0.3 | 0.4   |        |
| LOGIC THRESHOLD                                |                                           |                                                                                                                  |       |     |       |        |
| V <sub>ENH</sub>                               | ENx high-level input voltage              | EN 1/2                                                                                                           | 2.0   |     |       | V      |
| V <sub>ENL</sub>                               | ENx low-level input voltage               | EN 1/2                                                                                                           | 0.3   |     |       | V      |
| CURRENT SENSE                                  |                                           |                                                                                                                  |       |     |       |        |
| I <sub>TRIP</sub>                              | TRIP source current                       | V <sub>TRIPx</sub> = 0.1 V, T <sub>A</sub> = 25°C                                                                | 8.5   | 10  | 11.5  | μA     |
| TC <sub>ITRIP</sub>                            | I <sub>TRIP</sub> temperature coefficient | On the basis of 25°C                                                                                             | 4000  |     |       | ppm/°C |
| V <sub>OCLoff</sub>                            | OCP compensation offset                   | (V <sub>TRIPx-GND</sub> -V <sub>PGNDx-SWx</sub> ) voltage, V <sub>TRIPx-GND</sub> = 60 mV, T <sub>A</sub> = 25°C | −15   | 0   | 15    | mV     |
|                                                |                                           | (V <sub>TRIPx-GND</sub> -V <sub>PGNDx-SWx</sub> ) voltage, V <sub>TRIPx-GND</sub> = 60 mV                        | −20   |     | 20    |        |
| V <sub>ZC</sub>                                | Zero cross detection comparator offset    | V <sub>PGNDx-LLx</sub> voltage                                                                                   | 0.5   |     |       | mV     |
| V <sub>Rtrip</sub>                             | Current limit threshold setting range     | V <sub>TRIPx-GND</sub> voltage                                                                                   | 30    |     | 300   | mV     |
| OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION |                                           |                                                                                                                  |       |     |       |        |
| V <sub>OVP</sub>                               | Output OVP trip threshold                 | OVP detect                                                                                                       | 110   | 115 | 120   | %      |
| V <sub>UVP</sub>                               | Output UVP trip threshold                 | UVP detect                                                                                                       | 65    | 70  | 75    | %      |
|                                                |                                           | Hysteresis (recover < 20 μs)                                                                                     | 10    |     |       |        |
| THERMAL SHUTDOWN                               |                                           |                                                                                                                  |       |     |       |        |
| T <sub>SDN</sub>                               | Thermal shutdown threshold                | Shutdown temperature <sup>(1)</sup>                                                                              | 150   |     |       | °C     |
|                                                |                                           | Hysteresis <sup>(1)</sup>                                                                                        | 20    |     |       |        |


## 7.6 Timing Requirements

|              |                         |                                                      | MIN  | TYP  | MAX  | UNIT          |
|--------------|-------------------------|------------------------------------------------------|------|------|------|---------------|
| $T_{ON1L}$   | CH1 on time             | SW1 = 12 V, VO1 = 1.8 V                              |      | 165  |      | ns            |
| $T_{ON2L}$   | CH2 on time             | SW2 = 12 V, VO1 = 1.8 V                              |      | 140  |      |               |
| $T_{OFF1L}$  | CH1 min off time        | SW1 = 0.7 V, $T_A = 25^\circ\text{C}$ , VFB1 = 0.7 V |      | 216  |      |               |
| $T_{OFF2L}$  | CH2 min off time        | SW2 = 0.7 V, $T_A = 25^\circ\text{C}$ , VFB2 = 0.7 V |      | 216  |      |               |
| $T_{OVPDEL}$ | Output OVP prop delay   |                                                      |      | 1.5  |      | $\mu\text{s}$ |
| $T_{UVPDEL}$ | Output UVP delay        |                                                      | 17   | 30   | 40   |               |
| $T_{UVPEN}$  | Output UVP enable delay | UVP enable delay / soft-start time                   | x1.4 | x1.7 | x2.0 | ms            |


## 8 Typical Characteristics




**Figure 1. VIN Supply Current vs Junction Temperature**




**Figure 2. VIN Shutdown Current vs Junction Temperature**



**Figure 3. Trip Source Current vs Junction Temperature**



**Figure 4. VREG5 Voltage vs Junction Temperature**




**Figure 5. VREG5 Voltage vs Input Voltage**

## 9 Detailed Description


### 9.1 Overview

The TPS53129 is a dual, adaptive on-time D-CAP2™ mode synchronous buck controller. The TPS53129 enables system designers to cost complete the suite of various end equipment power bus regulators with a low external component count and low standby current consumption. The main control loop for the TPS53129 uses the D-CAP™ Mode topology, which provides a fast transient response with no external component. The TPS53129 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP/SP-CAP, and ceramic capacitors. The fixed frequency emulated adaptive on-time control supports seamless operation between PWM mode at heavy load condition, and reduced frequency operation at light load for high efficiency.

### 9.2 Functional Block Diagrams







## Feature Description (continued)

off when this zero inductor current is detected. As the load current is further decreased, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires the next ON cycle. The ON time is kept the same as that in the heavy-load condition. In reverse, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous conduction. The transition load point to the light load operation,  $I_{OUT(LL)}$  (i.e., threshold between continuous and discontinuous condition mode) can be calculated as follows.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \frac{V_{IN} - V_{OX}}{V_{IN}} \times V_{OX} \quad (1)$$

Where  $f_{SW}$  is the PWM switching frequency.

Switching frequency versus output current in the light-load condition is a function of  $L$ ,  $f_{SW}$ ,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportional to the output current from the  $I_{OUT(LL)}$  given in [Equation 1](#).

### 9.3.3 Drivers

Each channel of the TPS53129 contains two high-current resistive MOSFET gate drivers. The low-side driver is a PGND referenced, VREG5 powered driver designed to drive the gate of a high-current, low  $R_{DS(ON)}$  N-channel MOSFET whose source is connected to PGND. The high-side driver is a floating SWx referenced VBST powered driver designed to drive the gate of a high-current, low  $R_{DS(ON)}$  N-channel MOSFET. To maintain the VBST voltage during the high-side driver ON time, a capacitor is placed from SWx to VBSTx. Each driver draws average current equal to gate charge ( $Q_g$  at  $V_{GS} = 5\text{ V}$ ) times switching frequency ( $f_{SW}$ ).

To prevent cross-conduction, there is a narrow dead-time when both high-side and low-side drivers are OFF between each driver transition. During this time the inductor current is carried by one of the MOSFETs body diodes.

### 9.3.4 PWM Frequency and Adaptive On-Time Control

TPS53129 employs adaptive on-time control scheme and does not have a dedicated on board oscillator.

TPS53129 runs with pseudo-constant frequency by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage. Therefore, when the duty ratio is  $V_{OUT}/V_{IN}$ , the frequency is constant.

### 9.3.5 5-Volt Regulator

The TPS53129 has an internal 5-V low-dropout (LDO) regulator to provide a regulated voltage for all both drivers and the IC's internal logic. A high-quality 4.7- $\mu\text{F}$  or greater ceramic capacitor from VREG5 to GND is required to stabilize the internal regulator. An internal 10- $\Omega$  resistor from VREG5 filters the regulator output to the IC's analog and logic input voltage, V5FILT. An additional high-quality 1.0- $\mu\text{F}$  ceramic capacitor is required from V5FILT to GND to filter switching noise from VREG5.

### 9.3.6 Soft Start

The TPS53129 has a programmable soft-start. When the ENx pin becomes high, 2.0- $\mu\text{A}$  current begins charging the capacitor connected from the SS pin to GND. The internal reference for the D-CAP2™ mode control comparator is overridden by the soft-start voltage until the soft-start voltage is greater than the internal reference for smooth control of the output voltage during start up.

### 9.3.7 Pre-Bias Support

The TPS53129 supports pre-bias start-up without sinking current from the output capacitor. When enabled, the low-side driver is held off until the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage (VFB)), then the TPS53129 slowly activates synchronous rectification by limiting the first DRV1 pulses with a narrow on-time. This limited on-time is then incremented on a cycle-by-cycle basis until it coincides with the full 1-D off-time. This scheme prevents the initial sinking of current from the pre-bias output, and ensure that the output voltage ( $V_{OUT}$ ) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

## 9.4 Device Functional Modes

### 9.4.1 Output Discharge Control

TPS53129 discharges the outputs when ENx is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO, and thermal shutdown). The device discharges output using an internal 40-Ω MOSFET which is connected to VOx and PGNDx. The external low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output. This discharge ensures that on start the regulated voltage always initializes from 0 V.

### 9.4.2 Over Current Limit

TPS53129 has cycle-by-cycle over current limit feature. The over current limits the inductor valley current by monitoring the voltage drop across the low-side MOSFET  $R_{DS(ON)}$  during the low-side driver on-time. If the inductor current is larger than the over current limit (OCL), the TPS53129 delays the start of the next switching cycle until the sensed inductor current falls below the OCL current. MOSFET  $R_{DS(ON)}$  current sensing is used to provide an accuracy and cost effective solution without external devices. To program the OCL, the TRIP pin should be connected to GND through a trip voltage setting resistor, according to the following equations.

$$V_{TRIP} = \left( I_{OCL} - \frac{(V_{IN} - V_O)}{2 \cdot L1 \cdot f_{SW}} \cdot \frac{V_O}{V_{IN}} \right) \cdot R_{DS(ON)} \quad (2)$$

$$R_{TRIP} (k\Omega) = \frac{V_{TRIP} (mV)}{I_{TRIP} (\mu A)} \quad (3)$$

The trip voltage should be between 30 mV to 300 mV over all operational temperature, including the 4000-ppm/°C temperature slope compensation for the temperature dependency of the  $R_{DS(ON)}$ .

If the load current exceeds the over current limit, the voltage will begin to drop. If the over current conditions continues the output voltage will fall below the under voltage protection threshold and the TPS53129 will shut down.

In an over current condition, the current to the load exceeds the current to the output capacitor; thus the output voltage tends to fall off. Eventually, it will end up with crossing the under voltage protection threshold and shutdown.

### 9.4.3 Over/Under Voltage Protection

TPS53129 monitors a resistor divided feedback voltage to detect over and under voltage. If the feedback voltage is higher than 115% of the reference voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

When the feedback voltage is lower than 70% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 30 μs, TPS53129 latches OFF both top and bottom MOSFET drivers. This function is enabled approximately  $1.7 \times T_{SS}$  after power-on. The OVP and UVP latch off is reset when EN goes low level.

### 9.4.4 UVLO Protection

TPS53129 has V5FILT under voltage lock out protection (UVLO) that monitors the voltage of V5FILT pin.


When the V5FILT voltage is lower than UVLO threshold voltage, the device is shut off. All output drivers are OFF and output discharge is ON. The UVLO is non-latch protection.

### 9.4.5 Thermal Shutdown

The TPS53129 includes an over temperature protection shut-down feature. If the TPS53129 die temperature exceeds the OTP threshold (typically 150°C), both the high-side and low-side drivers are shut off, the output voltage discharge function is enabled and then the device is shut off until the die temperature drops. Thermal shutdown is a non-latch protection.



## Typical Application (continued)



**Figure 7. TSSOP**

### 10.2.2 Design Requirements

**Table 1. Design Parameters**

| DESIGN PARAMETER | EXAMPLE VALUE             |
|------------------|---------------------------|
| Input voltage    | 12 V                      |
| Output voltage   | Vo1 = 1.8 V, Vo2 = 1.05 V |

### 10.2.3 Detailed Design Procedure

#### 1. Choose inductor.

The inductance value is selected to provide approximately 30% peak to peak ripple current at maximum load. Larger ripple current increases output ripple voltage, improve S/N ratio and contribute to stable operation.

Equation 4 can be used to calculate L1.

$$L1 = \frac{(V_{IN(max)} - V_{o1})}{I_{L1(ripple)} \times f_{sw}} \times \frac{V_{o1}}{V_{IN(max)}} = \frac{3 \times (V_{IN(max)} - V_{o1})}{I_{o1} \times f_{sw}} \times \frac{V_{o1}}{V_{IN(max)}} \quad (4)$$

The inductors current ratings needs to support both the RMS (thermal) current and the Peak (saturation) current. The RMS and peak inductor current can be estimated as follows.

$$I_{L1(RIPPLE)} = \frac{V_{IN(MAX)} - V_{o1}}{L1 \cdot f_{SW}} \cdot \frac{V_{o1}}{V_{IN(MAX)}} \quad (5)$$

$$I_{L1(PEAK)} = \frac{V_{TRIP}}{R_{DS(ON)}} + I_{L1(RIPPLE)} \quad (6)$$

$$I_{L1(RMS)} = \sqrt{I_{O1}^2 + \frac{1}{12} (I_{L1(RIPPLE)})^2} \quad (7)$$

Note: The calculation above shall serve as a general reference. To further improve transient response, the output inductance could be reduced further. This needs to be considered along with the selection of the output capacitor.

## 2. Choose output capacitor.

The capacitor value and ESR determines the amount of output voltage ripple and load transient response. it is recommended to use a ceramic output capacitor.

$$C1 = \frac{I_{L1(RIPPLE)}}{8 \cdot V_{O1(RIPPLE)}} \cdot \frac{1}{f_{SW}} \quad (8)$$

$$C1 = \frac{\Delta I_{load}^2 \cdot L1}{2 \cdot V_{O1} \cdot \Delta V_{OS}} \quad (9)$$

$$C1 = \frac{\Delta I_{load}^2 \cdot L1}{2 \cdot K \cdot \Delta V_{US}} \quad (10)$$

Where

$$K = (V_{IN} - V_{O1}) \cdot \frac{T_{on}}{T_{on} + T_{min(off)}} \quad (11)$$

Select the capacitance value greater than the largest value calculated from [Equation 8](#), [Equation 9](#) and [Equation 10](#). The capacitance for C1 should be greater than 66 µF.

Where

$\Delta V_{OS}$  = The allowable amount of overshoot voltage in load transition

$\Delta V_{US}$  = The allowable amount of undershoot voltage in load transition

$T_{min(off)}$  = Minimum off time

## 3. Choose input capacitor.

The TPS53129 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A minimum 10-µF high-quality ceramic capacitor is recommended for the input capacitor. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### 4. Choose bootstrap capacitor.

The TPS53129 requires a bootstrap capacitor from SW to VBST to provide the floating supply for the high-side drivers. A minimum 0.1-μF high-quality ceramic capacitor is recommended. The voltage rating should be greater than 10 V.

#### 5. Choose VREG5 and V5FILT capacitor.

The TPS53129 requires both the VREG5 regulator and V5FILT input are bypassed. A minimum 4.7-μF high-quality ceramic capacitor must be connected between the VREG5 and GND for proper operation. A minimum 1-μF high-quality ceramic capacitor must be connected between the V5FILT and GND for proper operation. Both of these capacitors' voltage ratings should be greater than 10 V.

#### 6. Choose output voltage divider resistors.

The output voltage is set with a resistor divider from the output voltage node to the VFBx pin. It is recommended to use 1% tolerance or better resistors. Select R2 between 10 kΩ and 100 kΩ and use [Equation 12](#) or [Equation 13](#) to calculate R1.

$$V_{swinj} = (V_{IN} - V_O \cdot 0.5875) \cdot \left(\frac{1}{f_{SW}}\right) \cdot \left(\frac{V_O}{V_{IN}}\right) \cdot 4975 \quad (12)$$

$$R1 = \left( \frac{V_O}{V_{FB} + \frac{V_{FB(RIPPLE)} + V_{swinj}}{2}} - 1 \right) \cdot R2 \quad (13)$$

Where

$V_{FB(RIPPLE)}$  = Ripple voltage at VFB

$V_{swinj}$  = Ripple voltage at error comparator

#### 7. Choose register setting for over current limit.

$$V_{TRIP} = \left( I_{OCL} - \frac{(V_{IN} - V_O)}{2 \cdot L1 \cdot f_{SW}} \cdot \frac{V_O}{V_{IN}} \right) \cdot R_{DS(ON)} \quad (14)$$

$$R_{TRIP} (k\Omega) = \frac{V_{TRIP} (mV) - V_{OCLoff}}{I_{TRIP(min)} (\mu A)} \quad (15)$$

Where

$R_{DS(ON)}$  = Low side FET on-resistance

$I_{TRIP(min)}$  = TRIP pin source current ( 8.5 μA )

$V_{OCLoff}$  = Minimum over current limit offset voltage (–20 mV)

$I_{OCL}$  = Over current limit

#### 8. Choose soft start capacitor.

Soft start time equation is as follows.

$$C_{SS} = \frac{T_{SS} \cdot I_{SSC}}{V_{FB}} \quad (16)$$

## 10.2.4 Application Curves




Figure 8. Switching Frequency vs Input Voltage (CH1)




Figure 9. Switching Frequency vs Input Voltage (CH2)




Figure 10. Switching Frequency vs Output Current (CH1)




Figure 11. Switching Frequency vs Output Current (CH2)




Figure 12. Output Voltage vs Output Current (CH1)






Figure 13. Output Voltage vs Output Current (CH2)







**Figure 14. Output Voltage vs Input Voltage (CH1)**




**Figure 15. Output Voltage vs Input Voltage (CH2)**




**Figure 16. Load Transient Response**




**Figure 17. Load Transient Response**




**Figure 18. Start-Up Waveforms**




**Figure 19. Start-Up Waveforms**



**Figure 20. 1.8-V Efficiency vs Output Current (CH1)**




**Figure 21. 1.05-V Efficiency vs Output Current (CH2)**



$V_{O1} = 1.8 \text{ V}$

**Figure 22. 1.8-V Output Ripple Voltage**



$V_{O2} = 1.05 \text{ V}$

**Figure 23. 1.05-V Output Ripple Voltage**

## 11 Power Supply Recommendations


The devices are designed to operate from an input voltage supply range between 4.5 and 24 V. This input supply must be well-regulated. If the input supply is located more than a few inches from the TPS53129 device, an additional 0.1  $\mu\text{F}$  ceramic capacitance may be required in addition to the 10  $\mu\text{F}$  of the ceramic bypass capacitors.

## 12 Layout

### 12.1 Layout Suggestions

- Keep the input switching current loop as small as possible.
- Place the input capacitor (C3,C6) close to the top switching FET. The output current loop should also be kept as small as possible.
- Keep the SW node as physically small and short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin (FBx) of the device.
- Keep analog and non-switching components away from switching components.
- Make a single point connection from the signal ground to power ground.
- Do not allow switching current to flow under the device.

### 12.2 Layout Example



**Figure 24. Board Layout**

## 13 Device and Documentation Support

### 13.1 Trademarks

Eco-mode, D-CAP2 are trademarks of Texas Instruments.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number        | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">TPS53129PW</a>   | Active        | Production           | TSSOP (PW)   24 | 60   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | TPS53129            |
| TPS53129PW.B                 | Active        | Production           | TSSOP (PW)   24 | 60   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | TPS53129            |
| <a href="#">TPS53129PWR</a>  | Active        | Production           | TSSOP (PW)   24 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | TPS53129            |
| TPS53129PWR.B                | Active        | Production           | TSSOP (PW)   24 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | TPS53129            |
| <a href="#">TPS53129RGER</a> | Active        | Production           | VQFN (RGE)   24 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 85    | TPS<br>53129        |
| TPS53129RGER.B               | Active        | Production           | VQFN (RGE)   24 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 85    | TPS<br>53129        |
| <a href="#">TPS53129RGET</a> | Active        | Production           | VQFN (RGE)   24 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 85    | TPS<br>53129        |
| TPS53129RGET.B               | Active        | Production           | VQFN (RGE)   24 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 85    | TPS<br>53129        |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS53129PWR  | TSSOP        | PW              | 24   | 2000 | 330.0              | 16.4               | 6.95    | 8.3     | 1.6     | 8.0     | 16.0   | Q1            |
| TPS53129RGER | VQFN         | RGE             | 24   | 3000 | 330.0              | 12.4               | 4.25    | 4.25    | 1.15    | 8.0     | 12.0   | Q2            |
| TPS53129RGET | VQFN         | RGE             | 24   | 250  | 180.0              | 12.4               | 4.25    | 4.25    | 1.15    | 8.0     | 12.0   | Q2            |




## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS53129PWR  | TSSOP        | PW              | 24   | 2000 | 353.0       | 353.0      | 32.0        |
| TPS53129RGER | VQFN         | RGE             | 24   | 3000 | 353.0       | 353.0      | 32.0        |
| TPS53129RGET | VQFN         | RGE             | 24   | 250  | 213.0       | 191.0      | 35.0        |

## TUBE



\*All dimensions are nominal


| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPS53129PW   | PW           | TSSOP        | 24   | 60  | 530    | 10.2   | 3600   | 3.5    |
| TPS53129PW.B | PW           | TSSOP        | 24   | 60  | 530    | 10.2   | 3600   | 3.5    |

**RGE 24**

**GENERIC PACKAGE VIEW**



**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204104/H



4219013/A 05/2017


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


**RGE0024B**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



## SOLDER MASK DETAILS

4219013/A 05/2017


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

**RGE0024B**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD





## SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25  
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4219013/A 05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4220208/A 02/2017

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220208/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025