THS6232 7V-to-40V, Differential HPLC Line Driver With Common-Mode Buffer

1 Features

- Supply range (V_S): 7V to 40V
- Small-signal bandwidth: 75MHz (V_O = 2V_{PP}, G = 5)
- Adjustable power modes:
  - Full-bias mode: 25mA
  - Mid-bias mode: 19.5mA
  - Low-bias mode: 15mA
  - Ultra-low-bias mode: 10mA
  - Low-power-shutdown mode
  - IADJ pin for variable bias
- SGCC HPLC out-of-band suppression: >30dBc
  - Band0: 49dBc
  - Band1: 61dBc
  - Band2: 64dBc
  - Band3: 65dBc
- High output current: 800mA (V_S = 40V, 1Ω load)
- Low distortion (V_S = 12V, 50Ω load):
  - HD2 (at 1MHz): –88dBc
  - HD3 (at 1MHz): –99dBc
- Wide output swing (V_S = 12V):
  - 21V_{PP} (100Ω load), 19V_{PP} (50Ω load)
- Integrated midsupply common-mode buffer
- Integrated overtemperature protection
- Pin-compatible with THS6212 and THS6222 in 24-pin VQFN

2 Applications

- SGCC HPLC line driver
- Narrowband PLC: G3, PRIME, IEEE P1901.2
- Smart meter
- Ultrasonic flow meter
- Solar rapid shutdown
- Smart lighting
- Data concentrator

3 Description

The THS6232 is a differential line-driver amplifier with current-feedback architecture, and provides high output current with low distortion performance. The device is targeted for use in broadband, high-speed, power-line communications (HPLC) line-driver applications that require high linearity when driving heavy line loads.

The unique architecture of the THS6232 uses minimal quiescent current while achieving very high linearity. The amplifier has an adjustable current pin (IADJ) that sets the nominal current consumption, along with the multiple bias modes that allow for enhanced power savings where the full performance of the amplifier is not required. Shutdown bias mode provides further power savings during receive mode in time division multiplexed (TDM) systems while maintaining high output impedance. The integrated midsupply common-mode buffer eliminates external components, reducing system cost and board space.


The wide output swing of 21V_{PP} (100Ω load) with 12V power supplies, coupled with over 550mA of current drive, allows for wide dynamic range with minimal distortion.

The THS6232 is available in 24-pin VQFN package with exposed thermal pad, and is specified for operation from –40°C to +125°C.

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
THS6232	RHF (VQFN, 24)	5mm × 4mm

(1) For more information, see Section 10.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Line-Driver Circuit Using the THS6232

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Pin Configuration and Functions....3
5 Specifications....4
5.1 Absolute Maximum Ratings....4
5.2 ESD Ratings....4
5.3 Recommended Operating Conditions....4
5.4 Thermal Information....4
5.5 Electrical Characteristics V_S = 12V....5
5.6 Electrical Characteristics V_S = 40V....7
5.7 Timing Requirements....8
5.8 Typical Characteristics V_S = 12V....9
5.9 Typical Characteristics V_S = 40V....14
6 Detailed Description....17
6.1 Overview....17
6.2 Functional Block Diagram....17
6.3 Feature Description....18
6.4 Device Functional Modes....21
7 Application and Implementation....22
7.1 Application Information....22
7.2 Typical Application....22
7.3 Best Design Practices....24
7.4 Power Supply Recommendations....24
7.5 Layout....25
8 Device and Documentation Support....27
8.1 Device Support....27
8.2 Documentation Support....27
8.3 Receiving Notification of Documentation Updates....27
8.4 Support Resources....27
8.5 Trademarks....27
8.6 Electrostatic Discharge Caution....27
8.7 Glossary....27
9 Revision History....27
10 Mechanical, Packaging, and Orderable Information....27

Copyright © 2024 Texas Instruments Incorporated

4 Pin Configuration and Functions




Figure 4-1. RHF Package, 24-Pin VQFN With Exposed Thermal Pad (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
BIAS-1(1)	23	Input	Bias mode control pin 1. See Table 4-2 for more details.
BIAS-2(1)	24	Input	Bias mode control pin 2. See Table 4-2 for more details.
D1_IN–	19	Input	Amplifier D1 inverting input
D1_IN+	1	Input	Amplifier D1 noninverting input
D1_OUT	20	Output	Amplifier D1 output
D2_IN–	18	Input	Amplifier D2 inverting input
D2_IN+	2	Input	Amplifier D2 noninverting input
D2_OUT	17	Output	Amplifier D2 output
DGND(2)	3	Input	Ground reference for bias control pins
IADJ	4	Input	Bias current adjustment pin
NC	5-16	—	No internal connection
VS–	22	—	Negative power-supply connection
VS+	21	—	Positive power-supply connection
Thermal Pad	Pad	—	Electrically connected to die substrate and VS–. Connect to VS– on the printed circuit board (PCB) for best performance.

(1) The THS6232 defaults to the shutdown (disable) state if a signal is not present on the bias pins.
(2) The DGND pin ranges from VS– to (VS+) – 5V.

Table 4-2. Bias Mode Logic Table

BIAS CONTROL PINS		MODE	TEST CONDITIONS (A_V = 10V/V, 50Ω LOAD)
BIAS-1	BIAS-2		
0	0	Full bias	R_F = 1.24kΩ, R_G = 274Ω
1	0	Mid bias	R_F = 1.24kΩ, R_G = 274Ω
0	1	Low bias	R_F = 1.24kΩ, R_G = 274Ω
0 (IADJ = float)	1 (IADJ = float)	Ultra low bias	R_F = 2kΩ, R_G = 442Ω
1	1	Shutdown	

Copyright © 2024 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_S	Supply voltage, $V_S = (V_{S+}) – (V_{S–})$		42	V
V_{BIAS}	Bias control pin voltage	$(V_{DGND}) – 0.5$	$(V_{S+}) + 0.5$	V
V_{PINS}	All pins except VS+, VS–, and BIAS control	$(V_{S–}) – 0.5$	$(V_{S+}) + 0.5$	V
V_{IADJ}	IADJ pin voltage	V_{DGND}	$V_{DGND} + 0.5$	V
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2500	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins(2)	±1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_S	Supply voltage, $V_S = (V_{S+}) – (V_{S–})$	7		40	V
V_{DGND}	DGND pin voltage	$V_{S–}$		$V_{S+} – 5$	V
T_J	Operating junction temperature	–40	25	125	°C

5.4 Thermal Information

THERMAL METRIC(1)		THS6232 RHF (VQFN) 24 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	51.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	45.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	5.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	28.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	16.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2024 Texas Instruments Incorporated

5.5 Electrical Characteristics V_S = 12V

at T_A ≅ 25°C, differential closed-loop gain (A_V) = 10V/V, differential load (R_L) = 50Ω, series isolation resistor (R_S) = 2.5Ω each, R_F = 1.24kΩ, R_{ADJ} = 0Ω, V_O = D1_OUT – D2_OUT, and full bias (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERFORMANCE							
SSBW	Small-signal bandwidth	A_V = 5V/V, R_F = 1.5kΩ, V_O = 2V_{PP}			75		MHz
		A_V = 10V/V, R_F = 1.24kΩ, V_O = 2V_{PP}			60		
		A_V = 15V/V, R_F = 1kΩ, V_O = 2V_{PP}			55		
	0.1dB bandwidth flatness				2		MHz
LSBW	Large-signal bandwidth	V_O = 16V_{PP}			45		MHz
SR	Slew rate (20% to 80%)	V_O = 16V step			1200		V/µs
	Rise and fall time (10% to 90%)	V_O = 2V_{PP}			4		ns
HD2	2nd-order harmonic distortion	A_V = 10V/V, V_O = 2V_{PP}, R_L = 50Ω	Full bias, f = 1MHz		–88		dBc
			Mid bias, f = 1MHz		–85		
			Low bias, f = 1MHz		–84		
			Ultra-low bias, f = 1MHz		–83		
			Full bias, f = 10MHz		–53		
			Mid bias, f = 10MHz		–51		
			Low bias, f = 10MHz		–50		
			Ultra-low bias, f = 10MHz		–47		
HD3	3rd-order harmonic distortion	A_V = 10V/V, V_O = 2V_{PP}, R_L = 50Ω	Full bias, f = 1MHz		–99		dBc
			Mid bias, f = 1MHz		–90		
			Low bias, f = 1MHz		–85		
			Ultra-low bias, f = 1MHz		–73		
			Full bias, f = 10MHz		–59		
			Mid bias, f = 10MHz		–51		
			Low bias, f = 10MHz		–45		
			Ultra-low bias, f = 10MHz		–36		
e_n	Differential input voltage noise	f ≥ 1MHz, input-referred			5		nV/√Hz
i_{n+}	Noninverting input current noise	f ≥ 1MHz, each amplifier			53		pA/√Hz
$i_{n–}$	Inverting input current noise	f ≥ 1MHz, each amplifier			235		pA/√Hz
DC PERFORMANCE							
Z_{OL}	Open-loop transimpedance gain				4		GΩ
	Input offset voltage (each amplifier)				±7		mV
	Input offset voltage matching	Amplifier A to B			±0.1		mV
	Noninverting input bias current				±30		µA
	Inverting input bias current				±90		µA
INPUT CHARACTERISTICS							
	Common-mode input voltage	Each input with respect to midsupply			±2.6		V
CMRR	Common-mode rejection ratio	Each input			80		dB
	Noninverting differential input impedance				10 || 1.5		kΩ || pF
	Inverting input resistance				90		Ω
OUTPUT CHARACTERISTICS							
V_O	Output voltage swing	R_L = 100Ω, R_S = 0Ω			±10.5		V
		R_L = 50Ω, R_S = 0Ω			±9.5		
		R_L = 25Ω, R_S = 0Ω			±8		

Copyright © 2024 Texas Instruments Incorporated

5.5 Electrical Characteristics V_S = 12V (continued)

at T_A ≅ 25°C, differential closed-loop gain (A_V) = 10V/V, differential load (R_L) = 50Ω, series isolation resistor (R_S) = 2.5Ω each, R_F = 1.24kΩ, R_{ADJ} = 0Ω, V_O = D1_OUT – D2_OUT, and full bias (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_O	Output current (sourcing and sinking)	R_L = 25Ω, R_S = 0Ω, based on V_O specification		±310		mA
	Short-circuit output current			0.55		A
Z_O	Closed-loop output impedance	f = 1MHz, differential		0.015		Ω
POWER SUPPLY						
I_{S+}	Quiescent current	Full bias (BIAS-1 = 0, BIAS-2 = 0)		25		mA
		Mid bias (BIAS-1 = 1, BIAS-2 = 0)		19.5		
		Low bias (BIAS-1 = 0, BIAS-2 = 1)		15		
		Ultra-low bias (BIAS-1 = 0, BIAS-2 = 1, IADJ = float)		10		
		Bias off (BIAS-1 = 1, BIAS-2 = 1)		0.45		
	Current through DGND pin	Full bias (BIAS-1 = 0, BIAS-2 = 0)		0.15		mA
+PSRR	Positive power-supply rejection ratio	Differential		90		dB
–PSRR	Negative power-supply rejection ratio	Differential		90		dB
BIAS CONTROL						
	Bias control pin voltage	With respect to DGND,	0	3.3	Vs+	V
	Bias control pin logic threshold	Logic 1, with respect to DGND,	2.1			V
		Logic 0, with respect to DGND,			0.8	
	Bias control pin current(1)	BIAS-1, BIAS-2 = 0.5V (logic 0)		–7		µA
		BIAS-1, BIAS-2 = 3.3V (logic 1)		7		nA
	Open-loop output impedance	Off bias (BIAS-1 = 1, BIAS-2 = 1)		245 || 20		MΩ || pF

(1) Current is considered positive into the pin.

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics V_S = 40V

at T_A ≅ 25°C, differential closed-loop gain (A_V) = 10V/V, differential load (R_L) = 100Ω, R_F = 1.24kΩ, R_{ADJ} = 0Ω, V_O = D1_OUT – D2_OUT, and full bias (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERFORMANCE							
SSBW	Small-signal bandwidth	A_V = 5V/V, R_F = 1.5kΩ, V_O = 2V_{PP}			60		MHz
		A_V = 10V/V, R_F = 1.24kΩ, V_O = 2V_{PP}			50		
		A_V = 15V/V, R_F = 1kΩ, V_O = 2V_{PP}			45		
	0.1dB bandwidth flatness				2		MHz
LSBW	Large-signal bandwidth	V_O = 16V_{PP}			41		MHz
SR	Slew rate (20% to 80%)	V_O = 16V step			1200		V/µs
	Rise and fall time (10% to 90%)	V_O = 2V_{PP}			5		ns
HD2	2nd-order harmonic distortion	A_V = 10V/V, V_O = 2V_{PP}, R_L = 100Ω	Full bias, f = 1MHz		–101		dBc
			Mid bias, f = 1MHz		–96		
			Low bias, f = 1MHz		–93		
			Ultra-low bias, f = 1MHz		–93		
			Full bias, f = 10MHz		–71		
			Mid bias, f = 10MHz		–65		
			Low bias, f = 10MHz		–63		
			Ultra-low bias, f = 10MHz		–57		
HD3	3rd-order harmonic distortion	A_V = 10V/V, V_O = 2V_{PP}, R_L = 100Ω	Full bias, f = 1MHz		–115		dBc
			Mid bias, f = 1MHz		–105		
			Low bias, f = 1MHz		–98		
			Ultra-low bias, f = 1MHz		–84		
			Full bias, f = 10MHz		–77		
			Mid bias, f = 10MHz		–67		
			Low bias, f = 10MHz		–60		
			Ultra-low bias, f = 10MHz		–50		
e_n	Differential input voltage noise	f ≥ 1MHz, input-referred			5		nV/√Hz
i_{n+}	Noninverting input current noise	f ≥ 1MHz, each amplifier			53		pA/√Hz
$i_{n–}$	Inverting input current noise	f ≥ 1MHz, each amplifier			235		pA/√Hz
DC PERFORMANCE							
Z_{OL}	Open-loop transimpedance gain				4		GΩ
	Input offset voltage (each amplifier)				±7		mV
	Input offset voltage matching	Amplifier A to B			±0.6		mV
	Noninverting input bias current				±60		µA
	Inverting input bias current				±100		µA
INPUT CHARACTERISTICS							
	Common-mode input voltage	Each input with respect to midsupply			±15		V
CMRR	Common-mode rejection ratio	Each input			79		dB
	Noninverting differential input impedance				10 || 1.5		kΩ || pF
	Inverting input resistance				85		Ω
OUTPUT CHARACTERISTICS							
V_O	Output voltage swing	R_L = 100Ω, R_S = 0Ω			±35		V
		R_L = 50Ω, R_S = 0Ω			±25.5		
		R_L = 25Ω, R_S = 0Ω			±14.5		

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics V_S = 40V (continued)

at T_A ≅ 25°C, differential closed-loop gain (A_V) = 10V/V, differential load (R_L) = 100Ω, R_F = 1.24kΩ, R_{ADJ} = 0Ω, V_O = D1_OUT – D2_OUT, and full bias (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_O	Output current (sourcing and sinking)	R_L = 25Ω, R_S = 0Ω, based on V_O specification		+680/–530		mA
	Short-circuit output current			0.8		A
Z_O	Closed-loop output impedance	f = 1MHz, differential		0.017		Ω
POWER SUPPLY						
I_{S+}	Quiescent current	Full bias (BIAS-1 = 0, BIAS-2 = 0)		26		mA
		Mid bias (BIAS-1 = 1, BIAS-2 = 0)		21		
		Low bias (BIAS-1 = 0, BIAS-2 = 1)		16		
		Ultra-low bias (BIAS-1 = 0, BIAS-2 = 1, IADJ = float)		11		
		Bias off (BIAS-1 = 1, BIAS-2 = 1)		0.75		
	Current through DGND pin	Full bias (BIAS-1 = 0, BIAS-2 = 0)		0.15		mA
+PSRR	Positive power-supply rejection ratio	Differential		91		dB
–PSRR	Negative power-supply rejection ratio	Differential		91		dB
BIAS CONTROL						
	Bias control pin voltage	With respect to DGND,	0	3.3	Vs+	V
	Bias control pin logic threshold	Logic 1, with respect to DGND,	2.1			V
		Logic 0, with respect to DGND,			0.8	
	Bias control pin current(1)	BIAS-1, BIAS-2 = 0.5V (logic 0)		–7		µA
	Bias control pin current(1)	BIAS-1, BIAS-2 = 3.3V (logic 1)		6		nA
	Open-loop output impedance	Off bias (BIAS-1 = 1, BIAS-2 = 1)		245 || 17		MΩ || pF

(1) Current is considered positive into the pin.


5.7 Timing Requirements

		MIN	NOM	MAX	UNIT
t_{ON}	Turn-on time delay: time for output to start tracking the input		1100		ns
t_{OFF}	Turn-off time delay: time for output to stop tracking the input		190		ns

Copyright © 2024 Texas Instruments Incorporated


5.8 Typical Characteristics V_S = 12V

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 50Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode(unless otherwise noted)




V_O = 2V_{PP}

Figure 5-1. Small-Signal Frequency Response




V_O = 16V_{PP}

Figure 5-2. Large-Signal Frequency Response




SGCC HPLC profile, full-bias mode

Figure 5-3. Out-of-Band Suppression




SGCC HPLC profile, mid-bias mode

Figure 5-4. Out-of-Band Suppression



SGCC HPLC profile, low-bias mode

Figure 5-5. Out-of-Band Suppression




SGCC HPLC profile, ultra-low-bias mode

Figure 5-6. Out-of-Band Suppression

Copyright © 2024 Texas Instruments Incorporated


5.8 Typical Characteristics V_S = 12V (continued)

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 50Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode(unless otherwise noted)




A_V = 10V/V, V_O = 2V_{PP}

Figure 5-7. Small-Signal Frequency Response vs R_F




A_V = 15V/V, V_O = 2V_{PP}

Figure 5-8. Small-Signal Frequency Response vs R_F




A_V = 10V/V

Figure 5-9. Large-Signal Frequency Response vs V_O




A_V = 15V/V

Figure 5-10. Large-Signal Frequency Response vs V_O



A_V = 10V/V, V_O = 2V_{PP}

Figure 5-11. Small-Signal Frequency Response vs Bias Modes




A_V = 15V/V, V_O = 2V_{PP}

Figure 5-12. Small-Signal Frequency Response vs Bias Modes

Copyright © 2024 Texas Instruments Incorporated


5.8 Typical Characteristics V_S = 12V (continued)

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 50Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode(unless otherwise noted)




A_V = 10V/V, V_O = 16V_{PP}

Figure 5-13. Large-Signal Frequency Response vs Bias Modes




A_V = 15V/V, V_O = 16V_{PP}

Figure 5-14. Large-Signal Frequency Response vs Bias Modes




V_O = 2V_{PP}

Figure 5-15. Harmonic Distortion vs Frequency




f = 1MHz, A_V = 10V/V

Figure 5-16. Harmonic Distortion vs V_O



f = 10MHz, A_V = 10V/V

Figure 5-17. Harmonic Distortion vs V_O




V_O step = 2V_{PP}

Figure 5-18. Small-Signal Pulse Response

Copyright © 2024 Texas Instruments Incorporated


5.8 Typical Characteristics V_S = 12V (continued)

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 50Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode(unless otherwise noted)




V_O step = 16V_{PP}

Figure 5-19. Large-Signal Pulse Response




Full-bias simulation

Figure 5-20. Open-Loop Transimpedance Gain and Phase vs Frequency




Midbias simulation

Figure 5-21. Open-Loop Transimpedance Gain and Phase vs Frequency




Low-bias simulation

Figure 5-22. Open-Loop Transimpedance Gain and Phase vs Frequency



Ultra-low-bias simulation

Figure 5-23. Open-Loop Transimpedance Gain and Phase vs Frequency




Simulation

Figure 5-24. Open-Loop Output Impedance vs Frequency

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics V_S = 12V (continued)

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 50Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode(unless otherwise noted)




V_S = ±6V, DGND = $V_{S–}$
B1 = full-bias to mid-bias transition with B2 = DGND,
B2 = full-bias to low-bias transition with B1 = DGND

Figure 5-25. Mode Transition Voltage Threshold

Copyright © 2024 Texas Instruments Incorporated


5.9 Typical Characteristics V_S = 40V

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 100Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode (unless otherwise noted)




V_O = 2V_{PP}

Figure 5-26. Small-Signal Frequency Response




V_O = 16V_{PP}

Figure 5-27. Large-Signal Frequency Response




A_V = 10V/V, V_O = 2V_{PP}

Figure 5-28. Small-Signal Frequency Response vs R_F




A_V = 15V/V, V_O = 2V_{PP}

Figure 5-29. Small-Signal Frequency Response vs R_F



A_V = 10V/V

Figure 5-30. Large-Signal Frequency Response vs V_O




A_V = 15V/V

Figure 5-31. Large-Signal Frequency Response vs V_O

Copyright © 2024 Texas Instruments Incorporated


5.9 Typical Characteristics V_S = 40V (continued)

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 100Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode (unless otherwise noted)




A_V = 10V/V, V_O = $2V_{PP}$

Figure 5-32. Small-Signal Frequency Response vs Bias Modes




V_O = $16V_{PP}$

Figure 5-33. Large-Signal Frequency Response vs Bias Modes




V_O = $2V_{PP}$

Figure 5-34. Harmonic Distortion vs Frequency




f = 1MHz

Figure 5-35. Harmonic Distortion vs V_O



f = 10MHz

Figure 5-36. Harmonic Distortion vs V_O



SGCC HPLC profile, full-bias mode

Figure 5-37. Out-of-Band Suppression

Copyright © 2024 Texas Instruments Incorporated

5.9 Typical Characteristics V_S = 40V (continued)

at T_A ≅ 25°C, A_V = 10V/V, R_F = 1.24kΩ, R_L = 100Ω, R_S = 2.5Ω, R_{ADJ} = 0Ω, and full-bias mode, R_F = 2kΩ for ultra-low-bias mode (unless otherwise noted)




Figure 5-38. Small-Signal Pulse Response




Figure 5-39. Large-Signal Pulse Response

Copyright © 2024 Texas Instruments Incorporated

6 Detailed Description


6.1 Overview

The THS6232 is a differential line-driver amplifier with a current-feedback architecture. The device is targeted for use in line-driver applications such as narrow-band and broadband power-line communications (PLC) that are often found in smart-metering and home-networking applications.

The THS6232 is designed as a single-port differential line driver. The integrated common-mode buffer featured in the THS6232 reduces the number of external components required for level shifting the input common-mode voltage in PLC applications that are often ac coupled, resulting in space savings on the circuit board and reducing the overall system cost. The two current-feedback amplifiers (D1 and D2) can be used independently. However, as a result of the THS6232 architecture, ensure that the internal CM buffer and resistors between the noninverting inputs are taken into consideration for the application use case.

The architecture of the THS6232 is designed to provide maximum flexibility with adjustable power bias modes that are selectable based on application performance requirements. The device also provides an external current adjustment pin (IADJ) to further optimize the quiescent power of the device. The wide output swing ($19V_{PP}$) into 50Ω differential loads with 12V power supplies and high current drive of the THS6232 make the device an excellent choice for high-power, line-driving applications. By using 40V power supplies with a good thermal design that keeps the device within the safe operating temperature range, the THS6232 is capable of swinging $70V_{PP}$ into 100Ω loads.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Common-Mode Buffer

The THS6232 is a differential line driver that features an integrated common-mode buffer. Figure 7-2 shows an ac-coupled application, one of the most-common line-driving applications for the THS6232. Therefore, common-mode shift the inputs so that the input signals are within the common-mode specifications of the device. To maximize the dynamic range, the common-mode voltage is shifted to midsupply in most ac-coupled applications. With the integrated common-mode buffer, no external components are required to shift the input common-mode voltage.

6.3.2 Thermal Protection and Package Power Dissipation

The THS6232 is designed with thermal protection that automatically puts the device in shutdown mode when the junction temperature reaches approximately 175°C. In this mode, device behavior is the same as if the bias pins are used to power down the device. The device resumes normal operation when the junction temperature reaches approximately 145°C. In general, avoid the thermal shutdown condition. If and when thermal protection triggers, thermal cycling occurs when the device repeatedly goes in and out of thermal shutdown until the junction temperature stabilizes to a value that prevents thermal shutdown.

A common technique to calculate the maximum power dissipation that a device can withstand is to use the junction-to-ambient thermal resistance ($R_{\theta JA}$), provided in *Section 5.4*. Use the following formula to estimate the amount of power a package can dissipate:

$$\text{power dissipation} = (\text{junction temperature, } T_J - \text{ambient temperature, } T_A) / R_{\theta JA} \quad (1)$$

Figure 6-1 illustrates the package power dissipation based on this equation to reach junction temperatures of 125°C and 150°C at various ambient temperatures. The $R_{\theta JA}$ value is determined using industry standard JEDEC specifications and allows ease of comparing various packages. Power greater than the power shown in Figure 6-1 can be dissipated in a package by good printed circuit board (PCB) thermal design, using heat sinks, active cooling techniques, or both. For an in-depth discussion on thermal design, see the *Thermal Design By Insight, Not Hindsight* application report.





Figure 6-1. Package Power Dissipation vs Ambient Temperature

Copyright © 2024 Texas Instruments Incorporated

6.3.3 Output Voltage and Current Drive


The THS6232 provides output voltage and current capabilities that provide high-voltage and high-current capabilities in a low-cost, monolithic op amp. Under a 100Ω differential load, the output voltage has a typical swing of $21V_{PP}$. Under a 25Ω differential load, the output voltage has a typical swing of $16V_{PP}$. The THS6232 can also deliver over 310mA of current with a 25Ω load.

If the THS6232 is pushed to the limits of the output drive capabilities, good thermal design of the system is important, including the use of heat sinks and active cooling methods. Figure 6-2, Figure 6-3 and Figure 6-4 show the output drive of the THS6232 under different sets of conditions, where T_A is approximately equal to T_J. In practical applications, T_J is often much higher than T_A and highly depends on the device configuration, signal parameters, and PCB thermal design. To represent the full output-drive capability of the THS6232, $T_J \cong T_A$ is achieved by pulsing or sweeping the output current for a duration of less than 100ms.




V_S = 12V, $T_J \cong T_A$

Figure 6-2. Slammed Single-Ended Output Voltage vs I_O and Temperature



V_S = 12V, $T_J \cong T_A \cong$ 25°C

Figure 6-3. Linear Single-Ended Output Voltage vs Bias Modes



V_S = 12V, $T_J \cong T_A \cong$ 25°C

Figure 6-4. Linear Single-Ended Output Voltage vs I_O and Temperature

In Figure 6-2, the output voltages are differentially slammed to the rail and the output current is single-endedly sourced or sunk using a source measure unit (SMU) for less than 100ms. The single-ended output voltage of each output is then measured prior to removing the load current. After removing the load current, the outputs are brought back to midsupply before repeating the measurement for different load currents. This entire process is repeated for each ambient temperature. Under the slammed output voltage condition of Figure 6-2, the output transistors are in the triode region and the transistors start going into linear operation as the output swing is backed off for a given I_O.

Copyright © 2024 Texas Instruments Incorporated

In Figure 6-3 and Figure 6-4, the inputs are floated and the output voltages are allowed to settle to the midsupply voltage. The load current is then single-endedly swept for sourcing (greater than 0mA) and sinking (less than 0mA) conditions and the single-ended output voltage is measured at each current-forcing condition. The current sweep is completed in approximately 3s to 4s so as not to significantly raise the junction temperature (T_J) of the device from the ambient temperature (T_A). The output is not swinging and the output transistors are in linear operation until the current drawn exceeds the device capabilities, at which point the output voltage starts to deviate quickly from the no-load output voltage.

To maintain maximum output stage linearity, output short-circuit protection is not provided. This absence of short-circuit protection is normally not a problem because most applications include a series-matching resistor at the output that limits the internal power dissipation if the output side of this resistor is shorted to ground. However, in most cases, shorting the output pin directly to the adjacent positive power-supply pin permanently damages the amplifier.

6.3.4 Breakdown Supply Voltage

To estimate the margin beyond the maximum supply voltage specified in Section 5.1 and exercise the robustness of the device, several typical units were tested at the maximum specifications in Section 5.1. The supply voltage, V_S, was swept manually and quiescent current was recorded at each 0.5V supply voltage increment. Figure 6-5 shows the results of the single-supply voltage where the typical units start breaking.

The primary objective of these tests was to estimate the margins of robustness for typical devices and does not imply performance or maximum limits beyond those specified in Section 5.1 and Section 5.3.




Figure 6-5. Typical Device Breakdown Supply Voltage (T_A = 25°C)

Copyright © 2024 Texas Instruments Incorporated

6.4 Device Functional Modes

The THS6232 has five different functional modes set by the BIAS-1 and BIAS-2 pins. Table 6-1 shows the truth table for the device mode pin configuration and the associated description of each mode.

Table 6-1. BIAS-1 and BIAS-2 Logic Table

BIAS-1	BIAS-2	FUNCTION	DESCRIPTION
0	0	Full-bias mode (100%)	Amplifiers on with lowest distortion possible
1	0	Mid-bias mode (78%)	Amplifiers on with power savings and a reduction in distortion performance
0	1	Low-bias mode (60%)	Amplifiers on with enhanced power savings and a reduction of overall performance
0 (IADJ = float)	1 (IADJ = float)	Ultra-low-bias mode (40%)	Amplifiers on with highest power savings and a reduction of overall performance
1	1	Shutdown mode	Amplifiers off and output is high impedance

If the PLC application requires switching the line driver between all five power modes, and if the PLC application-specific integrated circuit (ASIC) has two control bits, then the two control bits can be connected to the bias pins BIAS-1 and BIAS-2 for switching between any of the five power modes. For the ultra-low-bias mode, float the IADJ pin to activate the mode. Most PLC applications, however, only require the line driver to switch between one active power mode and the shutdown mode. This type of 1-bit power mode control is illustrated in Figure 7-1, where the line driver can be switched between the full-bias and shutdown modes using just one control bit from the PLC ASIC.

Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The THS6232 is typically used for high output power line-driving applications with various load conditions, as is often the case in power-line communications (PLC) applications. In Section 7.2, the amplifier is presented in a typical, broadband, current-feedback configuration driving a 50Ω line load. However, the amplifier is also applicable for many different general-purpose and specific line-driving applications beyond what is shown in Section 7.2.

7.2 Typical Application

7.2.1 Broadband PLC Line Driving

The THS6232 provides the exceptional ac performance of a wideband current-feedback op amp with a highly linear, high-power output stage. The low output headroom requirement and high output current drive capability makes the THS6232 an excellent choice for 12V PLC applications. The primary advantage of a current-feedback op amp such as the THS6232 over a voltage-feedback op amp is that the ac performance (bandwidth and distortion) is relatively independent of signal gain. Figure 7-1 shows a typical ac-coupled broadband PLC application circuit where a current-output digital-to-analog converter (DAC) of the PLC application-specific integrated circuit (ASIC) drives the inputs of the THS6232. Although Figure 7-1 shows the THS6232 interfacing with a current-output DAC, the THS6232 can just as easily be interfaced with a voltage-output DAC by using much larger terminating resistors, R_{T1} and R_{T2}.




Figure 7-1. Typical Broadband PLC Configuration

7.2.1.1 Design Requirements

The main design requirements for an ac-coupled wideband current-feedback operation are to choose power supplies that satisfy the output voltage requirement, and also to use a feedback resistor value that allows for the proper bandwidth while maintaining stability. Use the design requirements shown in Table 7-1 to design a broadband PLC application circuit.

Copyright © 2024 Texas Instruments Incorporated

Table 7-1. Design Requirements

DESIGN PARAMETER	VALUE
Power supply	12V, single-supply
Differential gain, A_V	10V/V
Spectrum profile	China SGCC HPLC band0, band1, band2, and band3
In-band transmit power	–10dBm
Minimum out-of-band suppression	35dB

7.2.1.2 Detailed Design Procedure

The closed-loop gain equation for a differential line driver such as the THS6232 is given as:

$$A_V = 1 + 2 \times (R_F / R_G) \quad (2)$$

where $R_F = R_{F1} = R_{F2}$.

The THS6232 is a current-feedback amplifier, and thus the bandwidth of the closed-loop configuration is set by the value of the R_F resistor. This advantage of the current-feedback architecture allows for flexibility in setting the differential gain by choosing the value of the R_G resistor without reducing the bandwidth, as is the case with voltage-feedback amplifiers. The THS6232 is designed to provide excellent bandwidth performance with $R_{F1} = R_{F2} = 1.24k\Omega$. To configure the device in a gain of 10V/V, use an R_G resistor value of 274Ω. For operation in ultra-low-bias mode, use a minimum $R_{F1} = R_{F2} = 2k\Omega$, and for device gain of 10V/V, use $R_G = 442\Omega$. See *Current feedback amplifiers - Overview and compensation techniques* video for more details on how to choose the R_F resistor to optimize the performance of a current-feedback amplifier.

Often, a key requirement for PLC applications is the out-of-band suppression specifications. The in-band frequencies carry the encoded data with a certain power level. The line driver must not generate any spurs beyond a certain power level outside the in-band spectrum. In the design requirements of this application example, the minimum out-of-band suppression specification of 35dB means there must be no frequency spurs in the out-of-band spectrum beyond the –45dBm transmit power, considering the in-band transmit power is –10dBm.

The circuit shown in Figure 7-2 measures the out-of-band suppression specification. The minor difference in components between the circuits of Figure 7-1 and Figure 7-2 does not have any significant impact on the out-of-band suppression results.




Figure 7-2. Measurement Test Circuit for Out-of-Band Suppression

7.2.1.3 Application Curve

Figure 7-3 shows the out-of-band suppression measurement results of the circuit. Out-of-band suppression is a good indicator of the linearity performance of the device. The results in Figure 7-3 show over 35dB of out-of-band suppression, and indicative of the excellent linearity performance of the THS6232.




Figure 7-3. Out-of-Band Suppression

7.3 Best Design Practices

- Include a thermal design at the beginning of the project.
- Use well-terminated transmission lines for all signals.
- Use solid metal layers for the power supplies.
- Keep signal lines as straight as possible.
- Keep the traces carrying differential signals of the same length.
- Do not use a lower supply voltage than necessary.
- Do not use thin metal traces to supply power.

7.4 Power Supply Recommendations

The THS6232 supports single-supply and split-supply power supplies, as well as balanced and unbalanced bipolar supplies. The device has a wide supply range of 7V to 40V. Choose power-supply voltages that allow for adequate swing on both the inputs and outputs of the amplifier to prevent affecting device performance. Operating from a single supply has numerous advantages. With the negative supply at ground, the errors resulting from the –PSRR term are minimized. The DGND pin provides the ground reference for the bias control pins. For applications that use split bipolar supplies, design within the DGND voltage specifications and be within $V_{S–}$ to V_{S+} – 5V.

Copyright © 2024 Texas Instruments Incorporated

7.5 Layout

7.5.1 Layout Guidelines

Achieving optimized performance with a high-frequency amplifier such as the THS6232 requires careful attention to board layout parasitic and external component types. The THS6222RHFEVM can be used as a reference when designing the circuit board. Recommendations that optimize performance include:

1. Minimize parasitic capacitance to any ac ground for all signal I/O pins. Parasitic capacitance, particularly on the output and inverting input pins, can cause instability; on the noninverting input, this capacitance can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, open a window around the signal I/O pins in all ground and power planes around these pins. Otherwise, ground and power planes must be unbroken elsewhere on the board.
2. Minimize the distance (less than 0.25in, or 6.35mm) from the power-supply pins to high-frequency 0.1µF decoupling capacitors. At the device pins, the ground and power plane layout must not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Always decouple the power-supply connections with these capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) improves second-harmonic distortion performance. Use larger (2.2µF to 6.8µF) decoupling capacitors, effective at lower frequencies, on the main supply pins. These capacitors can be placed somewhat farther from the device and can be shared among several devices in the same area of the PCB.
3. Careful selection and placement of external components preserves the high-frequency performance of the THS6232. Use very low reactance type resistors. Surface-mount resistors work best and allow a tighter overall layout. Metal film and carbon composition, axially-leaded resistors can also provide good high-frequency performance. Again, keep leads and PCB trace length as short as possible. Never use wire-wound type resistors in a high-frequency application. Although the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Place other network components, such as noninverting input termination resistors, close to the package. Where double-side component mounting is required, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. The frequency response is primarily determined by the feedback resistor value, as described in Section 7.2.1. Increasing the value reduces the bandwidth, whereas decreasing the value leads to a more peaked frequency response. The 1.24kΩ feedback resistor used in Section 5.8 is a good starting point for a gain of 10V/V design. For operation in ultra-low-bias mode, use a minimum 2kΩ feedback resistor for a device gain of 10V/V.
4. Connections to other wide-band devices on the board can be made with short direct traces or through on board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Use relatively wide traces (50 mils to 100 mils, 0.050 inches to 0.100 inches, or 1.27mm to 2.54mm), preferably with ground and power planes opened up around them.
5. Do not socket a high-speed part such as the THS6232. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network, and can make achieving a smooth, stable frequency response almost impossible. Best results are obtained by soldering the THS6232 directly onto the board.
6. Use the V_{S-} plane to conduct the heat out of the package. The package attaches the die directly to an exposed thermal pad on the bottom, and must be soldered to the board. Electrically connect this pad to the same voltage plane as the most negative supply voltage (V_{S-}) applied to the THS6232. Place as many vias as possible on the thermal pad connection and connect the vias to a heat spreading plane that is at the same potential as V_{S-} on the bottom side of the PCB.

Copyright © 2024 Texas Instruments Incorporated

7.5.2 Layout Examples




Figure 7-4. Representative Schematic for the Layout in Figure 7-5




Figure 7-5. Layout Recommendations

Copyright © 2024 Texas Instruments Incorporated

8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

TI Precision Labs

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *THS6222 Differential Broadband PLC Line Driver Amplifier* data sheet
- Texas Instruments, *Thermal Design By Insight, Not Hindsight* application report
- Texas Instruments, *TI's IEC 61000-4-x Tests and Procedures* application report
- Texas Instruments, *THS6222 Evaluation Module* user's guide

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2024	*	Initial Release

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
THS6232RHFR	Active	Production	VQFN (RHF) | 24	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THS 6232
THS6232RHFR.A	Active	Production	VQFN (RHF) | 24	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THS 6232

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6232RHFR	VQFN	RHF	24	5000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS6232RHFR	VQFN	RHF	24	5000	353.0	353.0	32.0

PACKAGE OUTLINE

RHF0024A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHF0024A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4219064 /A 04/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219064 /A 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025