SN74AUP1G80 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop

1 Features

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption (I_{CC} = 0.9 µA Maximum)
- Low Dynamic-Power Consumption (C_{pd} = 4.3 pF Typical at 3.3 V)
- Low Input Capacitance (C_i = 1.5 pF Typical)
- Low Noise – Overshoot and Undershoot <10% of V_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V_{hys} = 250 mV Typical at 3.3 V)
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t_{pd} = 4.4 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications

2 Applications

- Home Automation
- Factory Automation
- Test and Measurement
- Enterprise Switching
- Telecom Infrastructure
- Personal Electronics
- White Goods

3 Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family assures a low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life (see *AUP – The Lowest-Power Family*). This product also maintains excellent signal integrity (see *Excellent Signal Integrity*).

This is a single positive-edge-triggered D-type flip-flop. When data at the data (D) input meets the setup time requirement, the data is transferred to the $\overline{Q}$ output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G80DBV	SOT-23 (5)	1.60 mm × 2.90 mm
SN74AUP1G80DCK	SC70 (5)	1.25 mm × 2.00 mm
SN74AUP1G80DRY	SON (6)	1.00 mm × 1.45 mm
SN74AUP1G80DSF	SON (6)	1.00 mm × 1.00 mm
SN74AUP1G80YFP	DSBGA (6)	0.76 mm × 1.16 mm
SN74AUP1G80YZP	DSBGA (5)	0.89 mm × 1.39 mm
SN74AUP1G80DPW	X2SON (5)	0.80 mm × 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features ... 1
2 Applications ... 1
3 Description ... 1
4 Revision History ... 2
5 Pin Configuration and Functions ... 3
6 Specifications ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 ESD Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 5
6.5 Electrical Characteristics: T_A = 25°C ... 6
6.6 Electrical Characteristics: T_A = –40°C to +85°C ... 7
6.7 Timing Requirements ... 7
6.8 Switching Characteristics: C_L = 5 pF ... 8
6.9 Switching Characteristics: C_L = 10 pF ... 9
6.10 Switching Characteristics: C_L = 15 pF ... 9
6.11 Switching Characteristics: C_L = 30 pF ... 10
6.12 Operating Characteristics ... 11
6.13 Typical Characteristics ... 11
7 Parameter Measurement Information ... 12
7.1 Propagation Delays, Setup and Hold Times, and Pulse Duration ... 12
7.2 Enable and Disable Times ... 13
8 Detailed Description ... 14
8.1 Overview ... 14
8.2 Functional Block Diagram ... 14
8.3 Feature Description ... 14
8.4 Device Functional Modes ... 15
9 Application and Implementation ... 16
9.1 Application Information ... 16
9.2 Typical Application ... 16
10 Power Supply Recommendations ... 17
11 Layout ... 17
11.1 Layout Guidelines ... 17
11.2 Layout Example ... 17
12 Device and Documentation Support ... 18
12.1 Documentation Support ... 18
12.2 Receiving Notification of Documentation Updates ... 18
12.3 Community Resources ... 18
12.4 Trademarks ... 18
12.5 Electrostatic Discharge Caution ... 18
12.6 Glossary ... 18
13 Mechanical, Packaging, and Orderable Information ... 18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision E (May 2010) to Revision F **Page**

- Added DPW (X2SON) package ... 1
- Added *Device Information* table, *Pin Configuration and Functions* section, *ESD Ratings* table, *Thermal Information* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ... 1
- Deleted *Ordering Information* table, see *Mechanical, Packaging, and Orderable Information* at the end of the data sheet ... 1
- Added Junction temperature, T_J in *Absolute Maximum Ratings* table ... 4


Copyright © 2004–2017, Texas Instruments Incorporated

5 Pin Configuration and Functions


DBV Package
5-Pin SOT-23
Top View




DCK Package
5-Pin SC70
Top View




DRY Package
6-Pin SON
Top View




DSF Package
6-Pin SON
Top View




YFP Package
6-Pin DSBGA
Bottom View



YZP Package
5-Pin DSBGA
Bottom View



DPW Package
5-Pin X2SON
Top View



Pin Functions

PIN						I/O	DESCRIPTION
NAME	DBV, DCK	DRY, DSF	YFP	YZP	DPW		
D	1	1	A1	A1	1	I	Data input
CLK	2	2	B1	B1	2	I	Positive-Edge-Triggered Clock input
GND	3	3	C1	C1	3	—	Ground pin
$\overline{Q}$	4	4	C2	C2	4	O	Inverted output
NC	—	5	B2	—	—	—	No Internal Connection
V_{CC}	5	6	A2	A2	5	—	Positive Supply

Copyright © 2004–2017, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		–0.5	4.6	V
V_I	Input voltage(2)		–0.5	4.6	V
V_O	Voltage range applied to any output in the high-impedance or power-off state(2)		–0.5	4.6	V
V_O	Voltage range applied to any output in the high or low state(2)		–0.5	V_{CC} + 0.5	V
I_{IK}	Input clamp current	V_I < 0		–50	mA
I_{OK}	Output clamp current	V_O < 0		–50	mA
I_O	Continuous output current			±20	mA
	Continuous current through V_{CC} or GND			±50	mA
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	3.6	V
V_{IH}	High-level input voltage	V_{CC} = 0.8 V	V_{CC}		V
		V_{CC} = 1.1 V to 1.95 V	0.65 × V_{CC}		
		V_{CC} = 2.3 V to 2.7 V	1.6		
		V_{CC} = 3 V to 3.6 V	2		
V_{IL}	Low-level input voltage	V_{CC} = 0.8 V		0	V
		V_{CC} = 1.1 V to 1.95 V		0.35 × V_{CC}	
		V_{CC} = 2.3 V to 2.7 V		0.7	
		V_{CC} = 3 V to 3.6 V		0.9	
V_I	Input voltage		0	3.6	V
V_O	Output voltage		0	V_{CC}	V
I_{OH}	High-level output current(2)	V_{CC} = 0.8 V		–20	µA
		V_{CC} = 1.1 V		–1.1	mA
		V_{CC} = 1.4 V		–1.7	
		V_{CC} = 1.65		–1.9	
		V_{CC} = 2.3 V		–3.1	
		V_{CC} = 3 V		–4	

(1) All unused inputs of the device must be held at V_{CC} or GND to assure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.
(2) Defined by the signal integrity requirements and design-goal priorities.

Copyright © 2004–2017, Texas Instruments Incorporated

Recommended Operating Conditions (continued)

See (1)

			MIN	MAX	UNIT
I_{OL}	Low-level output current(2)	V_{CC} = 0.8 V		20	μA
		V_{CC} = 1.1 V		1.1	mA
		V_{CC} = 1.4 V		1.7	
		V_{CC} = 1.65 V		1.9	
		V_{CC} = 2.3 V		3.1	
		V_{CC} = 3 V		4	
Δt/Δv	Input transition rise or fall rate	V_{CC} = 0.8 V to 3.6 V		200	ns/V
T_A	Operating free-air temperature		–40	85	°C

6.4 Thermal Information

THERMAL METRIC(1)		SN74AUP1G80							UNIT
		DBV (SOT)	DCK (SC70)	DRY (SON)	DSF (SON)	YFP (DSBGA)	YZP (DSBGA)	DPW (X2SON)	
		5 PINS	5 PINS	6 PINS	6 PINS	6 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	267.2	284.1	341.1	377.1	125.4	146.2	489.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	191.9	208.5	233.1	187.7	1.9	1.4	226.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	101.1	103.1	206.7	236.6	37.2	39.3	352.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	83.0	76.6	63.4	29.0	0.5	0.7	38.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	100.8	102.3	206.7	236.3	37.5	39.8	352.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	150.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2004–2017, Texas Instruments Incorporated

6.5 Electrical Characteristics: T_A = 25°C

over recommended operating free-air temperature range, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{OH}	I_{OH} = –20 µA	0.8 V to 3.6 V	V_{CC} – 0.1			V
	I_{OH} = –1.1 mA	1.1 V	0.75 × V_{CC}			
	I_{OH} = –1.7 mA	1.4 V	1.11			
	I_{OH} = –1.9 mA	1.65 V	1.32			
	I_{OH} = –2.3 mA	2.3 V	2.05			
	I_{OH} = –3.1 mA		1.9			
	I_{OH} = –2.7 mA	3 V	2.72			
	I_{OH} = –4 mA		2.6			
V_{OL}	I_{OL} = 20 µA	0.8 V to 3.6 V			0.1	V
	I_{OL} = 1.1 mA	1.1 V			0.3 × V_{CC}	
	I_{OL} = 1.7 mA	1.4 V			0.31	
	I_{OL} = 1.9 mA	1.65 V			0.31	
	I_{OL} = 2.3 mA	2.3 V			0.31	
	I_{OL} = 3.1 mA				0.44	
	I_{OL} = 2.7 mA	3 V			0.31	
	I_{OL} = 4 mA				0.44	
I_I D or CLK input	V_I = GND to 3.6 V	0 V to 3.6 V			0.1	µA
I_{off}	V_I or V_O = 0 V to 3.6 V	0 V			0.2	µA
ΔI_{off}	V_I or V_O = 0 V to 3.6 V	0 V to 0.2 V			0.2	µA
I_{CC}	V_I = GND or V_{CC} to 3.6 V, I_O = 0	0.8 V to 3.6 V			0.5	µA
ΔI_{CC}	V_I = V_{CC} – 0.6 V,(1) I_O = 0	3.3 V			40	µA
C_i	V_I = V_{CC} or GND	0 V		1.5		pF
		3.6 V		1.5		
C_o	V_O = GND	0 V		3		pF

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

Copyright © 2004–2017, Texas Instruments Incorporated

6.6 Electrical Characteristics: T_A = –40°C to +85°C

over recommended operating free-air temperature range, T_A = –40°C to +85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	MAX	UNIT
V_{OH}	I_{OH} = –20 µA	0.8 V to 3.6 V	V_{CC} – 0.1		V
	I_{OH} = –1.1 mA	1.1 V	0.7 × V_{CC}		
	I_{OH} = –1.7 mA	1.4 V	1.03		
	I_{OH} = –1.9 mA	1.65 V	1.3		
	I_{OH} = –2.3 mA	2.3 V	1.97		
	I_{OH} = –3.1 mA		1.85		
	I_{OH} = –2.7 mA	3 V	2.67		
	I_{OH} = –4 mA		2.55		
V_{OL}	I_{OL} = 20 µA	0.8 V to 3.6 V		0.1	V
	I_{OL} = 1.1 mA	1.1 V		0.3 × V_{CC}	
	I_{OL} = 1.7 mA	1.4 V		0.37	
	I_{OL} = 1.9 mA	1.65 V		0.35	
	I_{OL} = 2.3 mA	2.3 V		0.33	
	I_{OL} = 3.1 mA			0.45	
	I_{OL} = 2.7 mA	3 V		0.33	
	I_{OL} = 4 mA			0.45	
I_I D or CLK input	V_I = GND to 3.6 V	0 V to 3.6 V		0.5	µA
I_{off}	V_I or V_O = 0 V to 3.6 V	0 V		0.6	µA
ΔI_{off}	V_I or V_O = 0 V to 3.6 V	0 V to 0.2 V		0.6	µA
I_{CC}	V_I = GND or V_{CC} to 3.6 V, I_O = 0	0.8 V to 3.6 V		0.9	µA
ΔI_{CC}	V_I = V_{CC} – 0.6 V,(1) I_O = 0	3.3 V		50	µA

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

6.7 Timing Requirements

over recommended operating free-air temperature range, T_A = –40°C to +85°C (unless otherwise noted) (see Figure 3)

		V_{CC}	MIN	TYP(1)	MAX	UNIT
f_{clock}	Clock frequency	0.8 V			20	MHz
		1.2 V ± 0.1 V			80	
		1.5 V ± 0.1 V			120	
		1.8 V ± 0.15 V			160	
		2.5 V ± 0.2 V			220	
		3.3 V ± 0.3 V			260	
t_w	Pulse duration, CLK high or low	0.8 V	5.5			
		1.2 V ± 0.1 V	2.5			
		1.5 V ± 0.1 V	1.5			
		1.8 V ± 0.15 V	1.6			
		2.5 V ± 0.2 V	1.7			
		3.3 V ± 0.3 V	1.9			

(1) T_A = 25°C

Copyright © 2004–2017, Texas Instruments Incorporated

Timing Requirements (continued)

over recommended operating free-air temperature range, T_A = –40°C to +85°C (unless otherwise noted) (see Figure 3)

			V_{CC}	MIN	TYP(1)	MAX	UNIT
t_{su}	Setup time before CLK↑	Data high	0.8 V	6.7	3.4		ns
			1.2 V ± 0.1 V	2.4			
			1.5 V ± 0.1 V	1.2			
			1.8 V ± 0.15 V	0.8			
			2.5 V ± 0.2 V	0.6			
			3.3 V ± 0.3 V	0.4			
		Data low	0.8 V	8.9	3.4		ns
			1.2 V ± 0.1 V	2			
			1.5 V ± 0.1 V	1.3			
			1.8 V ± 0.15 V	1.1			
			2.5 V ± 0.2 V	0.8			
			3.3 V ± 0.3 V	0.7			
t_h	Hold time, data after CLK↑		0.8 V	1	0		ns
			1.2 V ± 0.1 V	0			
			1.5 V ± 0.1 V	0			
			1.8 V ± 0.15 V	0			
			2.5 V ± 0.2 V	0			
			3.3 V ± 0.3 V	0			

6.8 Switching Characteristics: C_L = 5 pF

over recommended operating free-air temperature range, C_L = 5 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}			V_{CC} = 0.8 V	T_A = 25°C		91		MHz
				T_A = –40°C to +85°C	90			
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C		175		
				T_A = –40°C to +85°C	220			
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C		237		
				T_A = –40°C to +85°C	230			
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C		269		
				T_A = –40°C to +85°C	240			
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C		280		
				T_A = –40°C to +85°C	250			
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C		280		
				T_A = –40°C to +85°C	260			
t_{pd}	CLK	$\overline{Q}$	V_{CC} = 0.8 V	T_A = 25°C		17.2		ns
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C	3.2	7.1	14.9	
				T_A = –40°C to +85°C	2.7		16.3	
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C	1.9	5	9.8	
				T_A = –40°C to +85°C	2.1		10.3	
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C	1.7	3.9	7.6	
				T_A = –40°C to +85°C	1.6		8.1	
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C	1.4	2.8	5.3	
				T_A = –40°C to +85°C	1.2		5.6	
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C	1.2	2.2	4.1	
				T_A = –40°C to +85°C	1		4.4	

Copyright © 2004–2017, Texas Instruments Incorporated

6.9 Switching Characteristics: C_L = 10 pF

over recommended operating free-air temperature range, C_L = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}			V_{CC} = 0.8 V	T_A = 25°C		68		MHz
				T_A = –40°C to +85°C	70			
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C		128		
				T_A = –40°C to +85°C	170			
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C		189		
				T_A = –40°C to +85°C	220			
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C		234		
				T_A = –40°C to +85°C	240			
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C		273		
				T_A = –40°C to +85°C	250			
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C		280		
				T_A = –40°C to +85°C	260			
t_{pd}	CLK	$\overline{Q}$	V_{CC} = 0.8 V	T_A = 25°C		19.4		ns
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C	4.4	8.2	16.2	
				T_A = –40°C to +85°C	3.4		17.7	
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C	3.6	5.8	10.7	
				T_A = –40°C to +85°C	2.6		11.3	
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C	2.9	4.6	8.4	
				T_A = –40°C to +85°C	2.1		3	
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C	2.2	3.3	5.9	
				T_A = –40°C to +85°C	1.7		6.3	
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C	1.9	2.7	4.7	
				T_A = –40°C to +85°C	1.4		4.9	

6.10 Switching Characteristics: C_L = 15 pF

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}			V_{CC} = 0.8 V	T_A = 25°C		52		MHz
				T_A = –40°C to +85°C	50			
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C		98		
				T_A = –40°C to +85°C	130			
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C		148		
				T_A = –40°C to +85°C	180			
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C		196		
				T_A = –40°C to +85°C	240			
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C		249		
				T_A = –40°C to +85°C	250			
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C		280		
				T_A = –40°C to +85°C	260			

Copyright © 2004–2017, Texas Instruments Incorporated

Switching Characteristics: C_L = 15 pF (continued)

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd}	CLK	$\overline{Q}$	V_{CC} = 0.8 V	T_A = 25°C		21.5		ns
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C	3	9.1	17.4	
				T_A = –40°C to +85°C	4.1		19	
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C	3.2	6.5	11.7	
				T_A = –40°C to +85°C	3.2		12.3	
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C	2.7	4.2	9.2	
				T_A = –40°C to +85°C	2.6		9.8	
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C	2.2	3.8	6.5	
				T_A = –40°C to +85°C	2.1		6.9	
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C	1.9	3.1	5.1	
				T_A = –40°C to +85°C	1.8		5.5	

6.11 Switching Characteristics: C_L = 30 pF

over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}			V_{CC} = 0.8 V	T_A = 25°C		32		MHz
				T_A = –40°C to +85°C	20			
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C		71		
				T_A = –40°C to +85°C	80			
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C		104		
				T_A = –40°C to +85°C	120			
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C		133		
				T_A = –40°C to +85°C	160			
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C		181		
				T_A = –40°C to +85°C	220			
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C		257		
				T_A = –40°C to +85°C	260			
t_{pd}	CLK	$\overline{Q}$	V_{CC} = 0.8 V	T_A = 25°C		28.4		ns
			V_{CC} = 1.2 V ± 0.1 V	T_A = 25°C	5.1	11.8	20.7	
				T_A = –40°C to +85°C	6.2		28.7	
			V_{CC} = 1.5 V ± 0.1 V	T_A = 25°C	4.8	8.5	14.1	
				T_A = –40°C to +85°C	6.9		16.7	
			V_{CC} = 1.8 V ± 0.15 V	T_A = 25°C	4	6.9	11.2	
				T_A = –40°C to +85°C	2		13.3	
			V_{CC} = 2.5 V ± 0.2 V	T_A = 25°C	3.3	5.1	7.9	
				T_A = –40°C to +85°C	3.2		9.3	
			V_{CC} = 3.3 V ± 0.3 V	T_A = 25°C	2.9	4.2	6.4	
				T_A = –40°C to +85°C	2.8		7.5	

Copyright © 2004–2017, Texas Instruments Incorporated

6.12 Operating Characteristics

T_A = 25°C

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	f = 10 MHz	0.8 V	4	pF
			1.2 V ± 0.1 V	4	
			1.5 V ± 0.1 V	4	
			1.8 V ± 0.15 V	4	
			2.5 V ± 0.2 V	4.1	
			3.3 V ± 0.3 V	4.3	

6.13 Typical Characteristics




Figure 1. AUP – The Lowest-Power Family





Figure 2. Excellent Signal Integrity


7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Duration




LOAD CIRCUIT


	V_{CC} = 0.8 V	V_{CC} = 1.2 V ± 0.1 V	V_{CC} = 1.5 V ± 0.1 V	V_{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V ± 0.2 V	V_{CC} = 3.3 V ± 0.3 V
C_L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V_M	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_I	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 Ω, t_r/t_f = 3 ns.
C. The outputs are measured one at a time, with one transition per measurement.
D. t_{PLH} and t_{PHL} are the same as t_{pd}.
E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Copyright © 2004–2017, Texas Instruments Incorporated


7.2 Enable and Disable Times



LOAD CIRCUIT

TEST	S1
t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	2 × V_{CC} GND

	V_{CC} = 0.8 V	V_{CC} = 1.2 V ± 0.1 V	V_{CC} = 1.5 V ± 0.1 V	V_{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V ± 0.2 V	V_{CC} = 3.3 V ± 0.3 V
C_L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V_M	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_I	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
V_D	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 Ω, t_r/t_f = 3 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Copyright © 2004–2017, Texas Instruments Incorporated

8 Detailed Description

8.1 Overview

The SN74AUP1G80 is a single positive-edge-triggered D-type flip-flop. Data at the input (D) is transferred to the output ($\overline{Q}$) on the positive-going edge of the clock pulse when the setup time requirement is met. Because the clock triggering occurs at a voltage level, it is not directly related to the rise time of the clock pulse. This allows for data at the input to be changed without affecting the level at the output, following the hold-time interval.

8.2 Functional Block Diagram




Figure 5. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* table must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics: T_A = 25°C* table. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics: T_A = 25°C* table, using ohm's law (R = V ÷ I).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* table to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Copyright © 2004–2017, Texas Instruments Incorporated

Feature Description (continued)




Figure 6. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics: T_A = 25°C* table.

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings* table.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G80 device.

Table 1. Function Table

INPUTS		OUTPUT $\overline{Q}$
CLK	D	
↑	H	L
↑	L	H
L or H	X	$\overline{Q}_0$

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A useful application for the SN74AUP1G80 is using it as a frequency divider. By feeding back the output ($\overline{Q}$) to the input (D), the output toggles on every rising edge of the clock waveform. The output goes HIGH once every two clock cycles, so essentially the frequency of the clock signal is divided by a factor of two. The device does not have preset or clear functions so the initial state of the output is unknown. This application implements the use of an override pin to initially set the input HIGH or LOW. Initialization is not needed, but should be kept in mind. Post initialization, the Override input is set to a high-impedance mode, or it can be used to force a HIGH or LOW output.

9.2 Typical Application




Figure 7. Clock Frequency Division

9.2.1 Design Requirements

For this application, a resistor must be placed on the feedback line in order for the initialization voltage from the override input to overpower the signal coming from the output ($\overline{Q}$). Without a resistor the state at the input would be unknown as the output of the SN74AUP1G80 is driving the line separate from the Override input.

The SN74AUP1G80 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

9.2.2 Detailed Design Procedure

1. Recommended input conditions:
   - For rise time and fall time specifications, see $\Delta t/\Delta v$ in the *Recommended Operating Conditions* table.
   - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
   - Input voltages are recommended to not go below 0 V and not exceed 4.6 V for any V_{CC}. See the *Absolute Maximum Ratings* table.
2. Recommended output conditions:
   - Load currents should not exceed ±20 mA. See the *Absolute Maximum Ratings* table.
   - Output voltages are recommended to not go below 0 V and not exceed the V_{CC} voltage. See the *Absolute Maximum Ratings* table.
3. Feedback resistor:
   - A 10-kΩ resistor is chosen to bias the input so the Override input can initialize the input and output. The resistor value is important because a resistance too high, such as 1 MΩ, would cause too much of a voltage drop, causing the output to no longer be able to drive the input. On the other hand, a resistor too low, such as a 1 Ω, would not bias enough and might cause bus contention between the $\overline{Q}$ output and the override input, possibly damaging the device.

Copyright © 2004–2017, Texas Instruments Incorporated

Typical Application (continued)

9.2.3 Application Curve




Figure 8. Frequency Division

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table. A 0.1-µF bypass capacitor is recommended to be connected from the VCC terminal to GND to prevent power disturbance. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 9. Trace Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- *Implications of Slow or Floating CMOS Inputs*
- *Designing and Manufacturing with TI's X2SON Packages*
- *How to Select Little Logic*
- *Introduction to Logic*
- *Power-Up Behavior of Clocked Devices*
- *Understanding Schmitt Triggers*
- *Semiconductor Packing Material Electrostatic Discharge (ESD) Protection*

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoStar, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2004–2017, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74AUP1G80DBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R
SN74AUP1G80DBVR.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R
SN74AUP1G80DBVT	Active	Production	SOT-23 (DBV) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R
SN74AUP1G80DBVT.B	Active	Production	SOT-23 (DBV) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R
SN74AUP1G80DBVTG4	Active	Production	SOT-23 (DBV) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R
SN74AUP1G80DBVTG4.B	Active	Production	SOT-23 (DBV) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R
SN74AUP1G80DCKR	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HXO, HXR)
SN74AUP1G80DCKR.B	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HXO, HXR)
SN74AUP1G80DCKR1G4	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HXO, HXR)
SN74AUP1G80DCKR1G4.B	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HXO, HXR)
SN74AUP1G80DCKRE4	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HXO, HXR)
SN74AUP1G80DCKRG4	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HXO, HXR)
SN74AUP1G80DCKT	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXO, HXR)
SN74AUP1G80DCKT.B	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXO, HXR)
SN74AUP1G80DCKTG4	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXO, HXR)
SN74AUP1G80DPWR	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(B, BC)
SN74AUP1G80DPWR.B	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(B, BC)
SN74AUP1G80DRYR	Active	Production	SON (DRY) | 6	5000 | LARGE T&R	Yes	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HX
SN74AUP1G80DRYR.B	Active	Production	SON (DRY) | 6	5000 | LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HX
SN74AUP1G80DSFR	Active	Production	SON (DSF) | 6	5000 | LARGE T&R	Yes	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HX
SN74AUP1G80DSFR.B	Active	Production	SON (DSF) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HX
SN74AUP1G80YFPR	Active	Production	DSBGA (YFP) | 6	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-	HXN
SN74AUP1G80YFPR.B	Active	Production	DSBGA (YFP) | 6	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HXN

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G80DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G80DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G80DBVTG4	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G80DCKR1G4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKR1G4	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G80DCKR1G4	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AUP1G80DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G80DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AUP1G80DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G80DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G80DRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
SN74AUP1G80DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G80DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G80DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G80DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
SN74AUP1G80YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G80DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G80DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G80DBVTG4	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	208.0	191.0	35.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	210.0	185.0	35.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G80DCKR1G4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G80DCKR1G4	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G80DCKR1G4	SC70	DCK	5	3000	200.0	183.0	25.0
SN74AUP1G80DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G80DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74AUP1G80DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G80DCKT	SC70	DCK	5	250	203.0	203.0	35.0
SN74AUP1G80DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G80DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
SN74AUP1G80DRYR	SON	DRY	6	5000	183.0	183.0	20.0


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G80DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G80DSFR	SON	DSF	6	5000	210.0	185.0	35.0
SN74AUP1G80DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G80DSFR	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G80YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0

PACKAGE OUTLINE

DBV0005A

SOT-23 - 1.45 mm max height


SMALL OUTLINE TRANSISTOR




4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DRY 6 USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


DRY0006A



PACKAGE OUTLINE


USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)


3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4222894/A 01/2018

NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DSF0006A

X2SON - 0.4 mm max height


PLASTIC SMALL OUTLINE - NO LEAD




4220597/B 06/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MO-287, variation X2AAF.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4220597/B 06/2022

NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.09 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:40X

4220597/B 06/2022

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

DPW 5 X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4211218-3/D

PACKAGE OUTLINE

DPW0005A

X2SON - 0.4 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



4223102/D 03/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4223102/D 03/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 3
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:100X

4223102/D 03/2022

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DPW0005B

X2SON - 0.4 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



4228233/D 09/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.




LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4228233/D 09/2023

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 5
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:60X

4228233/D 09/2023

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

YFP0006

DSBGA - 0.5 mm max height


DIE SIZE BALL GRID ARRAY




4223410/A 11/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE:50X




SOLDER MASK DETAILS
NOT TO SCALE

4223410/A 11/2016

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
   For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X

4223410/A 11/2016

NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGE OUTLINE

DCK0005A

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025