

SN65HVD26x Turbo CAN Transceivers for CAN FD (Flexible Data Rate) and Redundancy

1 Features

- Meets the Requirements of ISO11898-2
- Turbo CAN:
 - Specified for 2-Mbps CAN FD (CAN with Flexible Data Rate)
 - Short and Symmetrical Propagation Delay Times and Fast Loop Times for Enhanced Timing Margin
 - Higher Data Rates in CAN Networks
- I/O Voltage Range Supports 3.3-V and 5-V MCUs
- Ideal Passive Behavior When Unpowered
 - Bus and Logic Terminals are High Impedance (no load)
 - Power-Up/Down With Glitch Free Operation On Bus
- Protection Features
 - HBM ESD Protection Exceeds ± 12 kV
 - Bus Fault Protection –27 V to 40 V
 - Undervoltage Protection on Supply Terminals
 - Driver Dominant Time Out (TXD DTO)
 - SN65HVD267: Receiver Dominant Time Out (RXD DTO)
 - SN65HVD267: FAULT Output Terminal
 - Thermal Shutdown Protection
- Characterized for -40°C to 125°C Operation

2 Applications

- 2-Mbps Operation in CAN with Flexible Data Rate Networks
- 1-Mbps Operation in Highly Loaded CAN Networks Down to 10-kbps Networks Using TXD DTO
- Industrial Automation, Control, Sensors and Drive Systems
- Building, Security and Climate Control Automation
- Telecom Base Station Status and Control
- SN65HVD267: Functional Safety With Redundant and Multi-topology CAN networks
- CAN Bus Standards Such as CANopen, DeviceNet, NMEA2000, ARNIC825, ISO11783, CANaerospace

3 Description


This CAN transceiver meets the ISO1189-2 High Speed CAN (Controller Area Network) physical layer standard. It is designed for data rates in excess of 2 Mbps (megabits per second) for CAN FD (CAN with flexible data rate), greater than 1 Mbps for CAN in short networks, and enhanced timing margin and higher data rates in long and highly-loaded networks. The device provides many protection features to enhance device and CAN-network robustness. The SN65HVD267 adds additional features, allowing easy design of redundant and multi-topology networks with fault indication for higher levels of safety in the CAN system.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE
SN65HVD26xD	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Terminal 5 function is device dependent; NC on SN65HVD265, V_{RXD} for RXD output level-shifting device on SN65HVD266, and FAULT Output on SN65HVD267

RXD logic output is driven to 5V V_{CC} on 5V-only supply devices (SN65HVD265, SN65HVD267) and driven to V_{RXD} on output level-shifting device (SN65HVD266).

RXD (Receiver) Dominant State Time Out is a device dependent option available only on SN65HVD267.



Table of Contents

1 Features	1	9.1 Overview	13
2 Applications	1	9.2 Functional Block Diagram	13
3 Description	1	9.3 Feature Description	13
4 Revision History	2	9.4 Device Functional Modes	17
5 Device Comparison Table	3	10 Application and Implementation	20
6 Pin Configurations and Functions	3	10.1 Application Information	20
7 Specifications	4	10.2 Typical Application	20
7.1 Absolute Maximum Ratings	4	11 Power Supply Recommendations	24
7.2 ESD Ratings: AEC	4	12 Layout	24
7.3 ESD Ratings: IEC	4	12.1 Layout Guidelines	24
7.4 Transient Protection	4	12.2 Layout Example	25
7.5 Recommended Operating Conditions	5	13 Device and Documentation Support	26
7.6 Thermal Information	5	13.1 Related Links	26
7.7 Electrical Characteristics	5	13.2 Community Resources	26
7.8 Switching Characteristics	8	13.3 Trademarks	26
7.9 Typical Characteristics	9	13.4 Electrostatic Discharge Caution	26
8 Parameter Measurement Information	9	13.5 Glossary	26
9 Detailed Description	13	14 Mechanical, Packaging, and Orderable Information	26

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2013) to Revision A	Page
Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Switching Characteristics</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
Changed <i>Typical Redundant Physical Layer Topology Using the SN65HVD267</i>, Figure 19	23

5 Device Comparison Table

PART NUMBER	I/O SUPPLY for RXD	TXD DTO	RXD DTO	FAULT Output	COMMENT
SN65HVD265	No	Yes	No	No	'251 and '1050 functional upgrade with Turbo CAN fast loop times and TXD DTO protection allowing data rates down to 10kbps
SN65HVD266	Yes	Yes	No	No	'251 and '1050 functional upgrade with Turbo CAN fast loop times and TXD DTO protection allowing data rates down to 10kbps. RXD output level shifting via RXD supply input.
SN65HVD267	No	Yes	Yes	Yes	'251 and '1050 functional upgrade with Turbo CAN fast loop times, TXD and RXD DTO protection allowing data rates down to 10kbps and fault output terminal

6 Pin Configurations and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
2	GND	GND	Ground connection
3	V _{CC}	Supply	Transceiver 5V supply voltage
4	RXD	O	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
5	NC	NC	SN65HVD265: No Connect
	V _{RXD}	Supply	SN65HVD266: RXD output supply voltage
	FAULT	O	SN65HVD267: open drain FAULT output terminal
6	CANL	I/O	Low level CAN bus line
7	CANH	I/O	High level CAN bus line
8	S	I	Mode select: S (silent mode) select terminal (active high)

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		–0.3	6	V
V _{RXD}	RXD Output supply voltage	SN65HVD266	–0.3	6 and V _{RXD} ≤ V _{CC} + 0.3	V
V _{BUS}	CAN Bus I/O voltage (CANH, CANL)		–27	40	V
V _(Logic_Input)	Logic input terminal voltage (TXD, S)		–0.3	6	V
V _(Logic_Output)	Logic output terminal voltage (RXD)	SN65HVD265, SN65HVD267	–0.3	6	V
		SN65HVD266	–0.3	6 and V _I ≤ V _{RXD} + 0.3	V
I _{O(RXD)}	RXD (Receiver) output current			12	mA
I _{O(FAULT)}	FAULT output current	SN65HVD267		20	mA
T _J	Operating virtual junction temperature (see Thermal Information)		–40	150	°C
T _A	Ambient temperature (see Thermal Information)		–40	125	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

7.2 ESD Ratings: AEC

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±2500
			CAN bus pins (CANH, CANL) ⁽²⁾	±12000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽³⁾		±750
		Machine Model		±250

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- Test method based upon JEDEC Standard 22 Test Method A114, CAN bus stressed with respect to GND.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings: IEC

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	IEC 61400-4-2 according to GIFT-ICT CAN EMC test spec ⁽¹⁾	±8000

- IEC 61400-4-2 is a system level ESD test. Results given here are specific to the GIFT-ICT CAN EMC Test specification conditions. Different system level configurations may lead to different results.

7.4 Transient Protection

			VALUE	UNIT
ISO7637 Transients according to GIFT - ICT CAN EMC test spec ⁽¹⁾	CAN bus pins (CANH, CANL)	Pulse 1	–100	V
		Pulse 2	+75	V
		Pulse 3a	–150	V
		Pulse 3b	+100	V

- ISO7637 is a system level transient test. Results given here are specific to the GIFT-ICT CAN EMC Test specification conditions. Different system level configurations may lead to different results.

7.5 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	V
V_{RXD}	RXD supply (SN65HVD266 only)	2.8	5.5	V
V_I or V_{IC}	CAN bus terminal voltage (separately or common mode)	-2	7	V
V_{ID}	CAN bus differential voltage	-6	6	V
V_{IH}	Logic HIGH level input (TXD, S)	2	5.5	V
V_{IL}	Logic LOW level input (TXD, S)	0	0.8	V
$I_{OH}(DRV_R)$	CAN BUS Driver High level output current	-70		mA
$I_{OL}(DRV_R)$	CAN BUS Driver Low level output current		70	mA
$I_{OH}(RXD)$	RXD terminal HIGH level output current	-2		mA
$I_{OL}(RXD)$	RXD terminal LOW level output current		2	mA
$I_{O}(FAULT)$	FAULT terminal LOW level output current		2	mA
		SN65HVD267		
T_A	Operational free-air temperature (see Thermal Information)	-40	125	°C

7.6 Thermal Information

THERMAL METRIC ⁽¹⁾		SN65HVD265, SN65HVD266, SN65HVD267	UNIT
		D (SOIC)	
		8 PINS	
$R_{\theta JA}$	Junction-to-air thermal resistance, High-K thermal resistance	107.5	°C/W
$R_{\theta JC(top)}$	Junction-to-board thermal resistance	48.9	°C/W
$R_{\theta JB}$	Junction-to-case (top) thermal resistance	56.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	12.1	°C/W
ψ_{JB}	Junction-to-board characterization parameter	48.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

7.7 Electrical Characteristics

Over recommended operating conditions (unless otherwise noted): $T_A = -40^{\circ}\text{C}$ to 125°C , SN65HVD266 device $V_{RXD} = V_{CC}$.

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
SUPPLY CHARACTERISTICS						
I_{CC}	5-V Supply current	Normal Mode (Driving Dominant)	See Figure 4 , TXD = 0 V, $R_L = 50\ \Omega$, $C_L = \text{open}$, $R_{CM} = \text{open}$, S = 0V		60	85
		Normal Mode (Driving Dominant – bus fault)	See Figure 4 , TXD = 0 V, S = 0V, CANH = -12V, $R_L = \text{open}$, $C_L = \text{open}$, $R_{CM} = \text{open}$		130	180
		Normal Mode (Driving Dominant)	See Figure 4 , TXD = 0 V, $R_L = \text{open}$ (no load), $C_L = \text{open}$, $R_{CM} = \text{open}$, S = 0V		10	20
		Normal Mode (Recessive)	See Figure 4 , TXD = V_{CC} , $R_L = 50\ \Omega$, $C_L = \text{open}$, $R_{CM} = \text{open}$, S = 0V		10	20
		Silent Mode	See Figure 4 , TXD = V_{CC} , $R_L = 50\ \Omega$, $C_L = \text{open}$, $R_{CM} = \text{open}$, S = V_{CC}		2.5	5
$I_{(RXD)}$	RXD Supply current (SN65HVD266 only)	All modes	RXD Floating, TXD = 0V			500
UV_{VCC}	Undervoltage detection on V_{CC} for protected mode		3.5		4.45	V
$V_{HYS}(UV_{VCC})$	Hysteresis voltage on UV_{VCC}		200			mV

(1) All typical values are at 25°C and supply voltages of $V_{CC} = 5\ \text{V}$ and $V_{(RXD)} = 5\ \text{V}$, $R_L = 60\ \Omega$.

Electrical Characteristics (continued)

Over recommended operating conditions (unless otherwise noted): $T_A = -40^{\circ}\text{C}$ to 125°C , SN65HVD266 device $V_{\text{RXD}} = V_{\text{CC}}$.

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
SUPPLY CHARACTERISTICS (CONTINUED)						
$UV_{\text{(RXD)}}$	Undervoltage detection on V_{RXD} for protected mode (SN65HVD266 only)		1.3		2.75	V
$V_{\text{HYS(UVRXD)}}$	Hysteresis voltage on UV_{RXD} (SN65HVD266 only)			80		mV
S TERMINAL (MODE SELECT INPUT)						
V_{IH}	HIGH-level input voltage		2			V
V_{IL}	LOW-level input voltage				0.8	V
I_{IH}	HIGH-level input leakage current	$S = V_{\text{CC}} = 5.5\text{ V}$	7		100	μA
I_{IL}	Low-level input leakage current	$S = 0\text{ V}, V_{\text{CC}} = 5.5\text{ V}$	–1	0	1	μA
$I_{\text{Ikg(OFF)}}$	Unpowered leakage current	$S = 5.5\text{ V}, V_{\text{CC}} = 0\text{ V}, V_{\text{(RXD)}} = 0\text{ V}$	7	35	100	μA
TXD TERMINAL (CAN TRANSMIT DATA INPUT)						
V_{IH}	HIGH level input voltage		2			V
V_{IL}	LOW level input voltage				0.8	V
I_{IH}	HIGH level input leakage current	$\text{TXD} = V_{\text{CC}} = 5.5\text{ V}$	–2.5	0	1	μA
I_{IL}	Low level input leakage current	$\text{TXD} = 0\text{ V}, V_{\text{CC}} = 5.5\text{ V}$	–100	–25	–7	μA
$I_{\text{Ikg(OFF)}}$	Unpowered leakage current	$\text{TXD} = 5.5\text{ V}, V_{\text{CC}} = 0\text{ V}, V_{\text{(RXD)}} = 0\text{ V}$	–1	0	1	μA
C_{I}	Input Capacitance			3.5		pF
RXD TERMINAL (CAN RECEIVE DATA OUTPUT)						
V_{OH}	HIGH level output voltage	See Figure 5, $I_{\text{O}} = -2\text{ mA}$. For devices with $V_{\text{(RXD)}}$ supply $V_{\text{OH}} = 0.8 \times V_{\text{(RXD)}}$	$0.8 \times V_{\text{CC}}$			V
V_{OL}	LOW level output voltage	See Figure 5, $I_{\text{O}} = 2\text{ mA}$			0.4	V
$I_{\text{Ikg(OFF)}}$	Unpowered leakage current	$\text{RXD} = 5.5\text{ V}, V_{\text{CC}} = 0\text{ V}, V_{\text{(RXD)}} = 0\text{ V}$	–1	0	1	μA
DRIVER ELECTRICAL CHARACTERISTICS						
$V_{\text{O(D)}}$	Bus output voltage (dominant)	CANH	See Figure 14 and Figure 4, $\text{TXD} = 0\text{ V}, S = 0\text{ V}, R_{\text{L}} = 60\ \Omega, C_{\text{L}} = \text{open}, R_{\text{CM}} = \text{open}$		2.75	4.5
		CANL			0.5	2.25
$V_{\text{O(R)}}$	Bus output voltage (recessive)	See Figure 14 and Figure 4, $\text{TXD} = V_{\text{CC}}, V_{\text{(RXD)}} = V_{\text{CC}}, S = V_{\text{CC}}$ or 0 V ⁽²⁾ , $R_{\text{L}} = \text{open}$ (no load), $R_{\text{CM}} = \text{open}$	2	$0.5 \times V_{\text{CC}}$	3	V
$V_{\text{OD(D)}}$	Differential output voltage (dominant)	See Figure 14 and Figure 4, $\text{TXD} = 0\text{ V}, S = 0\text{ V}, 45\ \Omega \leq R_{\text{L}} \leq 65\ \Omega, C_{\text{L}} = \text{open}, R_{\text{CM}} = 330\ \Omega, -2\text{ V} \leq V_{\text{CM}} \leq 7\text{ V}, 4.75\text{ V} \leq V_{\text{CC}} \leq 5.25\text{ V}$	1.5		3	V
		See Figure 14 and Figure 4, $\text{TXD} = 0\text{ V}, S = 0\text{ V}, 45\ \Omega \leq R_{\text{L}} \leq 65\ \Omega, C_{\text{L}} = \text{open}, R_{\text{CM}} = 330\ \Omega, -2\text{ V} \leq V_{\text{CM}} \leq 7\text{ V}, 4.5\text{ V} \leq V_{\text{CC}} \leq 5.5\text{ V}$	1.25		3.2	
$V_{\text{OD(R)}}$	Differential output voltage (recessive)	See Figure 14 and Figure 4, $\text{TXD} = V_{\text{CC}}, S = 0\text{ V}, R_{\text{L}} = 60\ \Omega, C_{\text{L}} = \text{open}, R_{\text{CM}} = \text{open}$	–0.12		0.012	V
		See Figure 14 and Figure 4, $\text{TXD} = V_{\text{CC}}, S = 0\text{ V}, R_{\text{L}} = \text{open}$ (no load), $C_{\text{L}} = \text{open}, R_{\text{CM}} = \text{open}, -40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$	–0.100		0.050	
V_{SYM}	Output symmetry (dominant or recessive) ($V_{\text{CC}} - V_{\text{O(CANH)}} - V_{\text{O(CANL)}}$)	See Figure 14 and Figure 4, S at $0\text{ V}, R_{\text{L}} = 60\ \Omega, C_{\text{L}} = \text{open}, R_{\text{CM}} = \text{open}$	–0.4		0.4	V

(2) For the bus output voltage (recessive) will be the same if the device is in normal mode with S terminal LOW or if the device is in silent mode with the S terminal is HIGH.

Electrical Characteristics (continued)

Over recommended operating conditions (unless otherwise noted): $T_A = -40^{\circ}\text{C}$ to 125°C , SN65HVD266 device $V_{\text{RXD}} = V_{\text{CC}}$.

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
DRIVER ELECTRICAL CHARACTERISTICS (CONTINUED)						
I _{OS(SS_DOM)}	Short circuit steady-state output current, Dominant	See Figure 14 and Figure 10, V _{CANH} = 0 V, CANL = open, TXD = 0 V	–160		160	mA
		See Figure 14 and Figure 10, V _{CANL} = 32 V, CANH = open, TXD = 0 V				
I _{OS(SS_REC)}	Short circuit steady-state output current, Recessive	See Figure 14 and Figure 10, –20 V ≤ V _{BUS} ≤ 32 V, Where V _{BUS} = CANH = CANL, TXD = V _{CC} , Normal and Silent Modes	–8		8	mA
RECEIVER ELECTRICAL CHARACTERISTICS						
V _{IT+}	Positive-going input threshold voltage, normal mode	See Figure 5, Table 6 and Table 1			900	mV
V _{IT–}	Negative-going input threshold voltage, normal mode		500			mV
V _{HYS}	Hysteresis voltage (V _{IT+} - V _{IT–})		125			mV
I _{Ikg(IOFF)}	Power-off (unpowered) bus input leakage current	C _{ANH} = C _{ANL} = 5 V, V _{CC} = 0 V, V _(RXD) = 0 V			5.5	μA
C _I	Input capacitance to ground (CANH or CANL)	TXD = V _{CC} , V _(RXD) = V _{CC} , V _I = 0.4 sin (4E6 π t) + 2.5 V	25			pF
C _{ID}	Differential input capacitance	TXD = V _{CC} , V _(RXD) = V _{CC} , V _I = 0.4 sin (4E6 π t)	10			pF
R _{ID}	Differential input resistance	TXD = V _{CC} = V _(RXD) = 5 V, S = 0 V	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)		15		40	kΩ
R _{IN(M)}	Input resistance matching: [1 – R _{IN(CANH)} / R _{IN(CANL)}] × 100%	V _(CANH) = V _(CANL) , –40°C ≤ T _A ≤ 85°C	–3%		3%	
FAULT terminal (Fault Output), SN65HVD267 only						
I _{CH}	Output current high level	FAULT = V _{CC} , See Figure 3	–10		10	μA
I _{CL}	Output current low level	FAULT = 0.4 V, See Figure 3	5		12	mA
POWER DISSIPATION						
P _D	Average power dissipation	V _{CC} = 5 V, V _{RXD} = 5 V, T _J = 27°C, R _L = 60 Ω, S at 0 V, Input to TXD at 250 kHz, 25% duty cycle square wave, C _{L_RXD} = 15 pF. Typical CAN operating conditions at 500kbps with 25% transmission (dominant) rate.	115		268	mW
		V _{CC} = 5.5 V, V _{RXD} = 5.5 V, T _J = 150°C, R _L = 50 Ω, S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C _{L_RXD} = 15 pF. Typical high load CAN operating conditions at 1mbps with 50% transmission (dominant) rate and loaded network.				
THERMAL SHUTDOWN						
Thermal shutdown temperature			170			°C
Thermal shutdown hysteresis			5			°C

7.8 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
DEVICE SWITCHING CHARACTERISTICS							
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	See Figure 7, S = 0 V, R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF			150	ns	
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive				150		
t _{REC(2Mbps)}	Loop Delay Symmetry for 2Mbps CAN with Flexible Data Rate. ⁽²⁾	See Figure 8, S = 0 V, R _L = 60Ω, C _L = 100pF, C _{L(RXD)} = 15pF, t _{BIT} = 500ns	400			550	
I _{MODE}	Mode change time, from Normal to Silent or from Silent to Normal	See Figure 6			20	μS	
DRIVER SWITCHING CHARACTERISTICS							
t _{pHR}	Propagation delay time, HIGH TXD to Driver Recessive	See Figure 4, S = 0 V, R _L = 60 Ω, C _L = 100 pF, R _{CM} = open			50	70	ns
t _{pLD}	Propagation delay time, LOW TXD to Driver Dominant				40	70	
t _{sk(p)}	Pulse skew (t _{pHR} - t _{pLD})				10		
t _R	Differential output signal rise time				10	30	
t _F	Differential output signal fall time				17	30	
t _{R(10k)}	Differential output signal rise time, R _L = 10 kΩ	See Figure 4, S = 0 V, R _L = 10 kΩ, C _L = 10 pF, R _{CM} = open			35		ns
t _{F(10k)}	Differential output signal fall time, R _L = 10 kΩ				100		
t _{TXD DTO}	Dominant timeout ⁽³⁾	See Figure 9, R _L = 60 Ω, C _L = open	1175			3700	μs
RECEIVER SWITCHING CHARACTERISTICS							
t _{pRH}	Propagation delay time, recessive input to high output	See Figure 5, C _{L(RXD)} = 15 pF			70	90	ns
t _{pDL}	Propagation delay time, dominant input to low output				70	90	ns
t _R	Output signal rise time				4	20	ns
t _F	Output signal fall time				4	20	ns
t _(RXD.DTO) ⁽⁴⁾	Receiver dominant time out (SN65HVD267 only) See Figure 2, C _{L(RXD)} = 15 pF		1380			4200	μs

(1) All typical values are at 25°C and supply voltages of $V_{CC} = 5\text{ V}$ and $V_{(RXD)} = 5\text{ V}$, $R_L = 60\ \Omega$.

(2) Loop delay symmetry for CAN with flexible data rate or "improved CAN" for data rates in excess of 1Mbps. Specified in accordance with working draft 2Mbps specification from physical layer task force within CAN in Automation.

(3) The TXD dominant timeout (t_{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than t_{TXD_DTO} , which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = $11 / t_{TXD_DTO} = 11\text{ bits} / 1175\ \mu\text{s} = 9.4\text{ kbps}$.

(4) The RXD timeout (t_{RXD_DTO}) disables the driver of the transceiver once the RXD has been dominant longer than t_{RXD_DTO} , which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after RXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on RXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{RXD_DTO} minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = $11 / t_{RXD_DTO} = 11\text{ bits} / 1380\ \mu\text{s} = 8\text{ kbps}$.

7.9 Typical Characteristics




Figure 1. Typical Loop Delay With Respect To Bus Load

8 Parameter Measurement Information




Figure 2. RXD Dominant Timeout Test Circuit and Measurement







Figure 3. FAULT Test and Measurement

Parameter Measurement Information (continued)

Figure 4. Driver Test Circuit and Measurement

Figure 5. Receiver Test Circuit and Measurement

Figure 6. t_{MODE} Test Circuit and Measurement

Parameter Measurement Information (continued)
Table 1. Receiver Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V_{CANH}	V_{CANL}	$ V_{ID} $	R_{XD}	
-1.1V	-2.0 V	900 mV	L	V_{OL}
7.0 V	6.1 V	900 mV	L	
-1.5 V	-2.0 V	500 mV	H	V_{OH}
7.0 V	6.5 V	500 mV	H	
Open	Open	X	H	





Figure 7. $T_{PROP(LOOP)}$ Test Circuit and Measurement



Note: t_{LOOP} is equivalent to $t_{PROP(LOOP)}$ from CAN timing.

Figure 8. Loop Delay Symmetry Test Circuit and Measurement




Figure 9. TXD Dominant Timeout Test Circuit and Measurement





Figure 10. Driver Short Circuit Current Test and Measurement

9 Detailed Description

9.1 Overview

This CAN transceiver meets the ISO1189-2 High Speed CAN (Controller Area Network) physical layer standard. It is designed for data rates in excess of 2 Mbps (megabits per second) for CAN FD (CAN with flexible data rate), greater than 1 Mbps for CAN in short networks, and enhanced timing margin and higher data rates in long and highly-loaded networks. The device provides many protection features to enhance device and CAN-network robustness. The SN65HVD267 adds additional features, allowing easy design of redundant and multi-topology networks with fault indication for higher levels of safety in the CAN system.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 TXD Dominant Timeout (DTO)

During normal mode (the only mode where the CAN driver is active), the TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The DTO circuit timer starts on a falling edge on TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on TXD terminal, thus clearing the TXD DTO condition. The receiver and RXD terminal still reflect the CAN bus, and the bus terminals are biased to recessive level during a TXD dominant timeout.

NOTE

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum data rate. Calculate the minimum transmitted data rate by:
Minimum Data Rate = $11 / t_{TXD_DTO}$.

Feature Description (continued)

9.3.1.1 RXD Dominant Timeout (SN65HVD267)

The SN65HVD267 device has a RXD dominant timeout (RXD DTO) circuit that prevents a bus stuck dominant fault from permanently driving the RXD output dominant (low) when the bus is held dominant longer than the timeout period t_{RXD_DTO} . The RXD DTO timer starts on a falling edge on RXD (bus going dominant). If no rising edge (bus returning recessive) is seen before the timeout constant of the circuit expires (t_{RXD_DTO}), the RXD terminal returns high (recessive). The RXD output is re-activated to mirror the bus receiver output when a recessive signal is seen on the bus, clearing the RXD dominant timeout. The CAN bus terminals are biased to the recessive level during a RXD DTO.

NOTE

APPLICATION NOTE: The minimum dominant RXD time allowed by the RXD DTO limits the minimum possible received data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits for the worst case transmission, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{RXD_DTO} minimum, limits the minimum data rate. The minimum received data rate may be calculated by: Minimum Data Rate = $11 / t_{RXD_DTO}$.

9.3.1.2 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shut down threshold the device turns off the CAN driver circuits thus blocking the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature drops below the thermal shutdown temperature of the device.

NOTE

During thermal shutdown the CAN bus drivers turn off; thus no transmission is possible from TXD to the bus. The CAN bus terminals are biased to recessive level during a thermal shutdown, and the receiver to RXD path remains operational.

9.3.1.3 Undervoltage Lockout

The supply terminals have undervoltage detection that places the device in protected mode. This protects the bus during an undervoltage event on either the V_{CC} or V_{RXD} supply terminals.

Table 2. Undervoltage Lockout 5-V Only Devices (SN65HVD265 and SN65HVD267)

V_{CC}	DEVICE STATE	BUS OUTPUT	RXD
GOOD	Normal	Per Device State and TXD	Mirrors Bus
BAD	Protected	High Impedance	High Impedance (3-state)

Table 3. Undervoltage Lockout 5-V and V_{RXD} Device (SN65HVD266)

V_{CC}	V_{RXD}	DEVICE STATE	BUS OUTPUT	RXD
GOOD	GOOD	Normal	Per Device State and TXD	Mirrors Bus
BAD	GOOD	Protected	High Impedance	High (Recessive)
GOOD	BAD	Protected	Recessive	High Impedance (3-state)
BAD	BAD	Protected	High Impedance	High Impedance (3-state)

NOTE

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation in 300 μ s.

9.3.1.4 Fault Terminal (SN65HVD267)

If one or more of the faults (TXD-Dominant Timeout, RXD dominant Timeout, Thermal Shutdown or Undervoltage Lockout) occurs, the FAULT terminal (open-drain) turns off, resulting in a high level when externally pulled up to V_{CC} or IO supply.




Figure 11. FAULT Terminal Function Diagram and Application




Figure 12. Example Timing Diagram for TXD DTO and FAULT Terminal




Figure 13. Example Timing Diagram for Devices With and Without RXD DTO and FAULT Terminal

9.3.1.5 Unpowered Device

The device is designed to be an 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered so they will not load down the bus. This is critical if some nodes of the network will be unpowered while the rest of the network remains in operation. The logic terminals also have extremely low leakage currents when the device is unpowered to avoid loading down other circuits that may remain powered.

9.3.1.6 Floating Terminals

The device has internal pull ups and pull downs on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to V_{CC} to force a recessive input level if the terminal floats. The S terminal is pulled down to GND to force the device into normal mode if the terminal floats.

9.3.1.7 CAN Bus Short Circuit Current Limiting

The device has several protection features that limit the short circuit current when a CAN bus line is shorted. These include driver current limiting (dominant and recessive). The device has TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states with the data and control fields bits, thus the short circuit current may be viewed either as the instantaneous current during each bus state, or as a DC average current. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- Control fields with set bits
- Bit stuffing
- Interframe space
- TXD dominant time out (fault case limiting)

These ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

NOTE

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated with the following formula:

$$I_{OS(AVG)} = \%Transmit \times [(\%REC_Bits \times I_{OS(SS)_REC}) + (\%DOM_Bits \times I_{OS(SS)_DOM})] + [\%Receive \times I_{OS(SS)_REC}] \quad (1)$$

Where:

- $I_{OS(AVG)}$ is the average short circuit current
- $\%Transmit$ is the percentage the node is transmitting CAN messages
- $\%Receive$ is the percentage the node is receiving CAN messages
- $\%REC_Bits$ is the percentage of recessive bits in the transmitted CAN messages
- $\%DOM_Bits$ is the percentage of dominant bits in the transmitted CAN messages
- $I_{OS(SS)_REC}$ is the recessive steady state short circuit current
- $I_{OS(SS)_DOM}$ is the dominant steady state short circuit current

NOTE

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

9.4 Device Functional Modes

The device has two main operating modes: normal mode and silent mode. Operating mode selection is made via the S input terminal.


Table 4. Operating Modes


S Terminal	MODE	DRIVER	RECEIVER	RXD Terminal
LOW	Normal Mode	Enabled (ON)	Enabled (ON)	Mirrors Bus State ⁽¹⁾
HIGH	Silent Mode	Disabled (OFF)	Enabled (ON)	Mirrors Bus State

(1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

9.4.1 Can Bus States

The CAN bus has two states during powered operation of the device; *dominant* and *recessive*. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the TXD and RXD terminal. A recessive bus state is when the bus is biased to $V_{CC} / 2$ via the high-resistance internal input resistors R_{IN} of the receiver, corresponding to a logic high on the TXD and RXD terminals. See [Figure 14](#) and [Figure 15](#).




Figure 15. Bias Unit (Recessive Common Mode Bias) and Receiver

9.4.2 Normal Mode

Select the *normal mode* of device operation by setting S low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD.

9.4.3 Silent Mode

Activate *silent mode* (receive only) by setting S high. The CAN driver is turned off while the receiver remains active and RXD outputs the received bus state.

NOTE

Silent mode may be used to implement *babbling idiot* protection, to ensure that the driver does not disrupt the network during a local fault. Silent mode may also be used in redundant systems to select or de-select the redundant transceiver (driver) when needed.

9.4.4 Driver and Receiver Function Tables

Table 5. Driver Function Table

DEVICE	INPUTS		OUTPUTS		DRIVEN BUS STATE
	S ^{(1) (2)}	TXD ^{(1) (3)}	CANH ⁽¹⁾	CANL ⁽¹⁾	
All Devices	L or Open	L	H	L	Dominant
		H or Open	Z	Z	Recessive
	H	X	Z	Z	Recessive

- (1) H = high level, L = low level, X = irrelevant, Z = common mode (recessive) bias to $V_{CC} / 2$. See [Figure 14](#) and [Figure 15](#) for bus state and common mode bias information.
- (2) Devices have an internal pull down to GND on S terminal. If S terminal is open the terminal will be pulled low and the device will be in normal mode.
- (3) Devices have an internal pull up to V_{CC} on TXD terminal. If the TXD terminal is open the terminal will be pulled high and the transmitter will remain in recessive (non-driven) state.

Table 6. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS $V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD TERMINAL ⁽¹⁾
Normal or Silent	$V_{ID} \geq 0.9 \text{ V}$	Dominant	L ⁽²⁾
	$0.5 \text{ V} < V_{ID} < 0.9 \text{ V}$	?	?
	$V_{ID} \leq 0.5 \text{ V}$	Recessive	H
	Open ($V_{ID} \approx 0 \text{ V}$)	Open	H

- (1) H = high level, L = low level, ? = indeterminate.
- (2) RXD output remains dominant (low) as long as the bus is dominant. On SN65HVD267 device with RXD dominant timeout, once the bus has been dominant longer than the dominant timeout, t_{RXD_DTO} , the RXD terminal will return recessive (high). See [RXD Dominant Timeout \(SN65HVD267\)](#) for a description of behavior during receiving a bus stuck dominant condition.

9.4.5 Digital Inputs and Outputs

9.4.5.1 5-V V_{CC} Only Devices (SN65HVD265 and SN65HVD267)

The 5-V V_{CC} device is supplied by a single 5-V rail. The digital inputs are 5 V and 3.3 V compatible. This device has a 5-V (V_{CC}) level RXD output. TXD is internally pulled up to V_{CC} and S is internally pulled down to GND.

NOTE

TXD is internally pulled up to V_{CC} and the S terminal is internally pulled down to GND. However, the internal bias may only put the device into a known state if the terminals float. The internal bias may be inadequate for system-level biasing. TXD pullup strength and CAN bit timing require special consideration when the SN65HVD26x devices are used with an open-drain TXD output on the CAN controller. An adequate external pullup resistor must be used to ensure that the CAN controller output of the μP maintains adequate bit timing input to the SN65HVD26x.

9.4.5.2 5-V V_{CC} with V_{RXD} RXD Output Supply Devices (SN65HVD266)

This device is a 5-V V_{CC} CAN transceiver with a separate supply for the RXD output, V_{RXD} . The digital inputs are 5 V and 3.3 V compatible. These devices have a V_{RXD} -level RXD output. TXD remains weakly pulled up to V_{CC} .

NOTE

On device versions with a V_{RXD} supply that shifts the RXD output level, the input terminals of the device remain the same. TXD remains weakly pulled up to V_{CC} internally. Thus, a small I_{IH} current flows if the TXD input is used below V_{CC} levels.

9.4.5.3 5-V V_{CC} with FAULT Open-Drain Output Device (SN65HVD267)

This device has a FAULT output terminal (open-drain). FAULT must be pulled up to V_{CC} or I/O supply level via an external resistor.

NOTE

Because the FAULT output terminal is open-drain, it actively pulls down when there is no fault, and becomes high-impedance when a fault condition is detected. An external pullup resistor to the V_{CC} or I/O supply of the system must be used to pull the terminal high to indicate a fault to the host microprocessor. The open-drain architecture makes the fault terminal compatible with 3.3 V and 5 V I/O-level systems. The pullup current, selected by the pullup resistance value, should be as low as possible while achieving the desired voltage level output in the system with margin against noise.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the link layer portion of the CAN protocol. Below are typical application configurations for both 5 V and 3.3 V microprocessor applications. The bus termination is shown for illustrative purposes.

10.2 Typical Application




Figure 16. Typical 5-V Application

Typical Application (continued)

10.2.1 Design Requirements

10.2.1.1 Bus Loading, Length and Number of Nodes

The ISO11898 Standard specifies a maximum bus length of 40m and maximum stub length of 0.3m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires a transceiver with high input impedance such as the SN65HVD26x family.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898. They have made system level trade offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet and NMEA2000.

A CAN network design is a series of tradeoffs, but these devices operate over wide common-mode range. In ISO11898-2 the driver differential output is specified with a 60Ω load (the two 120Ω termination resistors in parallel) and the differential output must be greater than 1.5V. The SN65HVD26x family is specified to meet the 1.5V requirement with a 45Ω load incorporating the worst case including parallel transceivers. The differential input resistance of the SN65HVD26x is a minimum of 30KΩ. If 167 SN65HVD26x family transceivers are in parallel on a bus, this is equivalent to a 180Ω differential load worst case. That transceiver load of 180Ω in parallel with the 60Ω gives a total 45Ω. Therefore, the SN65HVD26x family theoretically supports over 167 transceivers on a single bus segment with margin to the 1.2V minimum differential input at each node. However for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO11898 standard of 40m by careful system design and data rate tradeoffs. For example CANopen network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO11898 CAN standard. In using this flexibility comes the responsibility of good network design and balancing these tradeoffs.

10.2.2 Detailed Design Procedures

10.2.2.1 CAN Termination

The ISO11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with 120 Ω characteristic impedance (Z_0). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.




Figure 17. Typical CAN Bus

Typical Application (continued)

Termination may be a single 120 Ω resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used. (See Figure 18). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.




Figure 18. CAN Bus Termination Concepts

10.2.2.2 Functional Safety Using the SN65HVD267 in a Redundant Physical Layer CAN Network Topology


CAN is a standard linear bus topology using 120 Ω twisted pair cabling. The SN65HVD267 CAN device includes several features to use the CAN physical layer in nonstandard topologies with only one CAN link layer controller (μ P) interface. This allows much greater flexibility in the physical topology of the bus while reducing the digital controller and software costs. The combination of RXD DTO and the FAULT output allows great flexibility, control and monitoring of these applications.

A simple example of this flexibility is to use two SN65HVD267 devices in parallel with an AND gate to achieve redundancy (parallel) of the physical layer (cabling and PHYs) in a CAN network.

For the CAN bit-wise arbitration to work, the RXD outputs of the transceivers must connect via AND gate logic so that a dominant bit (low) from any of the branches is received by the link layer logic (μ P), and appears to the link layer and above as a single physical network. The RXD DTO feature prevents a bus stuck dominant fault in a single branch from taking down the entire network by forcing the RXD terminal for the transceivers on the branch with the fault back to the recessive after the t_{RXD_DTO} time. The remaining branch of the network continues to function. The FAULT terminal of the transceivers on the branch with the fault indicates this via the FAULT output to their host processors, which diagnose the failure condition. Adding a logic XOR with a filter adds automatic detection for a fault where one of the 2 networks goes open (recessive) in addition to the faults detected by the SN65HVD267. The S terminal (silent mode terminal) may be used to put a branch in silent mode to check each branch for other faults. Thus it is possible to implement a robust and redundant CAN network topology in a simple and low cost manner.

These concepts can be expanded into more complicated and flexible CAN network topologies to solve various system level challenges with a networked infrastructure.

Typical Application (continued)



- A. CAN nodes with termination are PHY 1A, PHY 2A, PHY 1Z and PHY 2Z.
- B. RXD DTO prevents a single branch-stuck-dominant condition from blocking the redundant branch via the AND logic on RXD. The transceivers signal a received bus stuck dominant fault via the FAULT terminal. The system detects which branch is stuck dominant, and issues a system warning. Other network faults on a single branch that appear as recessive (not blocking the redundant network) may be detected through a logic XOR with a filter and diagnostic routines, and using the Silent Mode of the PHYs to use only one branch at a time for transmission during diagnostic mode. This combination allows robust fault detection and recovery within single branches so that they may be repaired and again provide redundancy of the physical layer.

Figure 19. Typical Redundant Physical Layer Topology Using the SN65HVD267

10.2.3 Application Curve




Figure 20. Typical CAN Transceiver Operation Using 3.3V IO Connections

11 Power Supply Recommendations

These devices are designed to operate from main V_{CC} input voltage supply range between 4.5 V and 5.5 V. Some devices have an output level shifting supply input, V_{RXD} , designed for a range between 2.8 V and 5.5 V. Both supply inputs must be well regulated. A bulk capacitance, typically 4.7 μ F, should be placed near the CAN transceiver's main V_{CC} supply terminal in addition to bypass capacitors. A bulk capacitance, typically 1 μ F, should be placed near the CAN transceiver's V_{RXD} supply terminal in addition to bypass capacitors.

12 Layout

12.1 Layout Guidelines

For the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

- Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from penetrating onto the board. In this layout example for protection a Transient Voltage Suppression (TVS) device, D1, has been used. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C8 and C9.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V_{CC}) and ground planes to provide low inductance. Note: high frequency current follows the path of least inductance and not the path of least impedance.
- Use at least two vias for supply (V_{CC}) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver, examples C2, C3 (V_{CC}) and for the dual supply devices additionally C5 and C6 (V_{RXD}).
- Bus termination: this layout example shows split termination. This is where the termination is split into two resistors, R7 and R8, with the center or split tap of the termination connected to ground via capacitor C7. Split termination provides common mode filtering for the bus. When bus termination is placed on the board instead of directly on the bus, additional care must be taken to ensure the terminating node is not removed from the bus thus also removing the termination. See the application section for information on power ratings needed for the termination resistor(s).
- To limit current of digital lines serial resistors may be used. Examples are R2, R3, R4 and R5.
- To filter noise on the digital IO lines a capacitor may be used close to the input side of the IO as shown by C1 and C4.
- Terminal 5: This example is showing a flexible layout covering all three of the devices in this CAN transceiver family on terminal 5. SN65HVD265: this terminal is a no connect so external connections are un-important and the components R4, R5, C5 and C6 do not matter. SN65HVD266: this terminal is the RXD output supply terminal, VRXD. The bypass and bulk capacitor pads of C5 and C6 should be populated and R5 and R6 are not used. SN65HVD267: this terminal is the FAULT output (open drain). The pull resistor R6 is needed. R5 is shown if current limiting is desired to the host processor. If noise filtering is desired C5 should be used.
- 1k to 10k Ω pull-up or down resistors should be used where required to limit noise during transient events.
- Terminal 1: R1 is shown optionally for the TXD input of the device. If an option drain host processor is used this is mandatory to ensure the bit timing into the device is met.
- Terminal 8: is shown assuming the mode terminal, S, will be used. If the device will only be used in normal mode R3 is not needed and the pads of C4 could be used for the pull down resistor to GND.

12.2 Layout Example




Figure 21. Layout Example

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65HVD265	Click here	Click here	Click here	Click here	Click here
SN65HVD266	Click here	Click here	Click here	Click here	Click here
SN65HVD267	Click here	Click here	Click here	Click here	Click here

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVD265D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD265
SN65HVD265D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD265
SN65HVD265DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD265
SN65HVD265DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD265
SN65HVD266D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD266
SN65HVD266D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD266
SN65HVD266DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD266
SN65HVD266DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD266
SN65HVD266DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD266
SN65HVD266DRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD266
SN65HVD267D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 125	HVD267
SN65HVD267DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD267
SN65HVD267DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD267

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD265DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD266DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD266DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD267DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD265DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD266DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD266DRG4	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD267DR	SOIC	D	8	2500	340.5	336.1	25.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65HVD265D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD265D.A	D	SOIC	8	75	507	8	3940	4.32
SN65HVD266D	D	SOIC	8	75	507	7.85	3750	2.24
SN65HVD266D.A	D	SOIC	8	75	507	7.85	3750	2.24



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025