

CSD19538Q3A 100V N-Channel NexFET™ Power MOSFET

1 Features


- Ultra-low Q_g and Q_{gd}
- Low-thermal resistance
- Avalanche rated
- Lead free
- RoHS compliant
- Halogen free
- SON 3.3mm × 3.3mm plastic package

2 Applications

- Power over Ethernet (PoE)
- Power sourcing equipment (PSE)
- Motor control

3 Description

This 100V, 49mΩ, SON 3.3mm × 3.3mm NexFET™ power MOSFET is designed to minimize conduction losses and reduce board footprint in PoE applications.



Top View

Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-Source Voltage	100		V
Q_g	Gate Charge Total (10V)	4.3		nC
Q_{gd}	Gate Charge Gate to Drain	0.8		nC
$R_{DS(on)}$	Drain-to-Source On Resistance	$V_{GS} = 6V$	58	mΩ
		$V_{GS} = 10V$	49	
$V_{GS(th)}$	Threshold Voltage	3.2		V

Package Information


PART NUMBER	MEDIA	QTY	PACKAGE ⁽¹⁾	SHIP
CSD19538Q3A	13-in reel	3000	SON	Tape and reel
CSD19538Q3AT	7-in reel	250	3.30mm × 3.30mm ⁽²⁾ Plastic package	

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{DS}	Drain-to-source voltage	100	V
V_{GS}	Gate-to-source voltage	±20	
I_D	Continuous drain current (package limited)	15	A
	Continuous drain current (silicon limited), $T_C = 25^\circ\text{C}$	14	
	Continuous drain current ⁽¹⁾	4.9	
I_{DM}	Pulsed drain current ⁽²⁾	37	W
P_D	Power dissipation ⁽¹⁾	2.8	
	Power dissipation, $T_C = 25^\circ\text{C}$	23	$^\circ\text{C}$
T_J	Operating junction temperature	–55 to 150	
T_{stg}	Storage temperature		
E_{AS}	Avalanche energy, single pulse $I_D = 12.7A$, $L = 0.1mH$, $R_G = 25\Omega$	8.1	mJ

- (1) Typical $R_{\theta JA} = 45^\circ\text{C/W}$ on a 1-in², 2oz Cu pad on a 0.06 in thick FR4 PCB.
- (2) Maximum $R_{\theta JC} = 5.5^\circ\text{C/W}$, pulse duration ≤ 100μs, duty cycle ≤ 1%.



$R_{DS(on)}$ versus V_{GS}



Gate Charge



CSD19538Q3A

SLPS583B – MAY 2016 – REVISED OCTOBER 2025

Table of Contents

1 Features	1	5.1 Third-Party Products Disclaimer.....	7
2 Applications	1	5.2 Receiving Notification of Documentation Updates.....	7
3 Description	1	5.3 Support Resources.....	7
4 Specifications	3	5.4 Trademarks.....	7
4.1 Electrical Characteristics.....	3	5.5 Electrostatic Discharge Caution.....	7
4.2 Thermal Information.....	3	5.6 Glossary.....	7
4.3 Typical MOSFET Characteristics.....	4	6 Revision History	7
5 Device and Documentation Support	7		

4 Specifications

4.1 Electrical Characteristics

 $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0V, I _D = 250μA	100			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0V, V _{DS} = 80V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0V, V _{GS} = 20V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = 250μA	2.8	3.2	3.8	V
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 6V, I _D = 5A		58	72	mΩ
		V _{GS} = 10V, I _D = 5A		49	59	
g _{fs}	Transconductance	V _{DS} = 10V, I _D = 5A		6.1		S
DYNAMIC CHARACTERISTICS						
C _{iss}	Input capacitance	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		349	454	pF
C _{oss}	Output capacitance			69	90	pF
C _{rss}	Reverse transfer capacitance			12.6	16.4	pF
R _G	Series gate resistance			4.6	9.2	Ω
Q _g	Gate charge total (10V)	V _{DS} = 50V, I _D = 5A		4.3		nC
Q _{gd}	Gate charge gate-to-drain			0.8		nC
Q _{gs}	Gate charge gate-to-source			1.6		nC
Q _{g(th)}	Gate charge at V _{th}			1		nC
Q _{oss}	Output charge	V _{DS} = 50V, V _{GS} = 0V		12.3		nC
t _{d(on)}	Turnon delay time	V _{DS} = 50V, V _{GS} = 10V, I _{DS} = 5A, R _G = 0 Ω		5		ns
t _r	Rise time			3		ns
t _{d(off)}	Turnoff delay time			7		ns
t _f	Fall time			2		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{SD} = 5A, V _{GS} = 0V		0.85	1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 50V, I _F = 5A, di/dt = 300A/μs		94		nC
t _{rr}	Reverse recovery time			32		ns

4.2 Thermal Information


 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			5.5	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance ^{(1) (2)}			55	$^\circ\text{C/W}$

- (1) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45cm²), 2oz (0.071mm) thick Cu pad on a 1.5-in × 1.5-in (3.81cm × 3.81cm), 0.06-in (1.52mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by board design of the user.
- (2) Device mounted on FR4 material with 1-in² (6.45cm²), 2oz (0.071mm) thick Cu.


CSD19538Q3A

SLPS583B – MAY 2016 – REVISED OCTOBER 2025



M0161-01

Maximum $R_{\theta JA} = 55^{\circ}\text{C/W}$
When Mounted on 1-
in² (6.45cm²) of 2oz
(0.071mm) Thick Cu.



M0161-02

Maximum $R_{\theta JA} = 195^{\circ}\text{C/W}$
When Mounted on a
Minimum Pad Area of 2oz
(0.071mm) Thick Cu.

4.3 Typical MOSFET Characteristics

$T_A = 25^{\circ}\text{C}$ (unless otherwise stated)




Figure 4-1. Transient Thermal Impedance




Figure 4-2. Saturation Characteristics




Figure 4-3. Transfer Characteristics




Figure 4-4. Gate Charge




Figure 4-5. Capacitance




Figure 4-6. Threshold Voltage vs Temperature









Figure 4-7. On-State Resistance vs Gate-to-Source Voltage

CSD19538Q3A

SLPS583B – MAY 2016 – REVISED OCTOBER 2025

**Figure 4-8. Normalized On-State Resistance vs Temperature****Figure 4-9. Typical Diode Forward Voltage****Figure 4-10. Maximum Safe Operating Area****Figure 4-11. Single Pulse Unclamped Inductive Switching****Figure 4-12. Maximum Drain Current vs Temperature**

5 Device and Documentation Support

5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

5.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

5.4 Trademarks

NexFET™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

5.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2017) to Revision B (October 2025) Page

- Updated the numbering format for tables, figures, and cross-references throughout the document..... **1**

Changes from Revision * (May 2016) to Revision A (March 2017) Page

- Changed the test voltage V_{DS} in Gate Charge curve from 100V : to 50V..... **1**
- Changed the test voltage V_{DS} in [Figure 4-4](#) from 100V : to 50V..... **4**

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD19538Q3A	Active	Production	VSONP (DNH) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	19538
CSD19538Q3A.B	Active	Production	VSONP (DNH) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	19538
CSD19538Q3AT	Active	Production	VSONP (DNH) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	19538
CSD19538Q3AT.B	Active	Production	VSONP (DNH) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	19538

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DNH0008A



PACKAGE OUTLINE

VSONP - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




4222499/C 02/2025

DNH0008A

VSONP - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222499/C 02/2025

NOTES: (continued)


7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DNH0008A

VSONP - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 25X

4222499/C 02/2025

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025