FEATURES

• Fixed 5-V Output
• 6.5-V to 28-V Wide Input Voltage Range
• Up to 2-A Maximum Continuous Output Loading Current
• Pulse Skipping Mode to Achieve High Light Load Efficiency
• Over 80% Efficiency at 10-mA Loading
• Adjustable 50-kHz to 1.1-MHz Switching Frequency Set by an External Resistor (Leave pin ROSC floating. Set frequency to 120 kHz)
• Peak Current-Mode Control
• Cycle-by-Cycle Over Current Protection
• Switching Node Anti-Ringing to Ease EMI Issue
• External Soft Start
• Available in SOIC8 Package

APPLICATIONS

• 9-V, 12-V and 24-V Distributed Power Systems
• Consumer Applications Such as Home Appliances, Set-Top Boxes, CPE Equipment, LCD Displays, Peripherals, and Battery Chargers
• Industrial and Car Entertainment Power Supplies

DESCRIPTION

The TPS5405 is a monolithic non-synchronous buck regulator with wide operating input voltage range from 6.5 V to 28 V. Current mode control with internal slope compensation is implemented to reduce component count.

TPS5405 also features a light load pulse skipping mode, which allows for a power loss reduction from the input power supply to the system at light loading.

The switching frequency of the converters can be set from 50 kHz to 1.1 MHz with an external resistor. Frequency spread spectrum operation is introduced for EMI reduction.

LX anti-ringing is added to address high frequency EMI issues.

A cycle-by-cycle current limit with frequency fold back protects the IC at over loading condition.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**TYPICAL APPLICATION**

![Functional Block Diagram](https://www.ti.com/lit/ds/slvsb7b/slvsb7b.pdf)

**FUNCTIONAL BLOCK DIAGRAM**

---

**Product Folder Links:** TPS5405
PCB LAYOUT

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>$T_A$</th>
<th>PACKAGE $^{(2)}$</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-40^\circ C$ to $85^\circ C$</td>
<td>8-pin SOIC (D)</td>
<td>TPS5405DR</td>
<td>T5405</td>
</tr>
</tbody>
</table>

$^{(1)}$ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

$^{(2)}$ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

PIN OUT

TERMINAL FUNCTIONS

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>BOOT</td>
<td>1</td>
<td>A 0.1-µF bootstrap capacitor is required between $BOOT$ and $LX$.</td>
</tr>
<tr>
<td>VIN</td>
<td>2</td>
<td>Input supply voltage, 6.5 V to 28 V</td>
</tr>
<tr>
<td>ROSC</td>
<td>3</td>
<td>Switching frequency program pin. Connect a resistor to this pin to set the switching frequency. Leave the pin open for 120-kHz switching frequency.</td>
</tr>
<tr>
<td>SS</td>
<td>4</td>
<td>Soft start pin. An external capacitor connected to this pin sets the output rise time.</td>
</tr>
<tr>
<td>VSENSE</td>
<td>5</td>
<td>Output voltage feedback pin</td>
</tr>
<tr>
<td>COMP</td>
<td>6</td>
<td>Error amplifier output and input to the PWM comparator. Connect frequency compensation components to this pin.</td>
</tr>
<tr>
<td>GND</td>
<td>7</td>
<td>Ground</td>
</tr>
<tr>
<td>LX</td>
<td>8</td>
<td>Switching node to external inductor</td>
</tr>
</tbody>
</table>
**ABSOLUTE MAXIMUM RATINGS (1)**

over operating free-air temperature range (unless otherwise noted)

| Voltage range at VIN, LX          | –0.3 to 30 | V |
| Voltage range at LX (maximum withstand voltage transient < 20 ns) | –5 to 30 | V |
| Voltage from BOOT to LX          | –0.3 to 7  | V |
| Voltage at VSENSE                | –0.3 to 7  | V |
| Voltage at SS                    | –0.3 to 3  | V |
| Voltage at ROSC                  | –0.3 to 3  | V |
| Voltage at COMP                  | –0.3 to 3  | V |
| Voltage at GND                   | –0.3 to 0.3| V |

| TJ  | Operating junction temperature range | –40 to 125 | °C |
| TSTG  | Storage temperature range | –55 to 150 | °C |

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>VIN</th>
<th>Input operating voltage</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VTH</td>
<td>Ambient temperature</td>
<td>–40</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

**THERMAL INFORMATION**

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>TPS5405</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>θ_JA</td>
<td>116.7</td>
<td>°C/W</td>
</tr>
<tr>
<td>θ_JCtop</td>
<td>62.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>θ_JB</td>
<td>57.0</td>
<td>°C/W</td>
</tr>
<tr>
<td>ψ_JT</td>
<td>14.5</td>
<td>°C/W</td>
</tr>
<tr>
<td>ψ_JB</td>
<td>56.5</td>
<td>°C/W</td>
</tr>
<tr>
<td>θ_JCbot</td>
<td>N/A</td>
<td></td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ_JT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_JA, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_JB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_JA , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
**ELECTRICAL CHARACTERISTICS**

\( T_A = -40^\circ \text{C} \) to \( 125^\circ \text{C}, \ V_{\text{IN}} = 12 \text{ V} \) (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT SUPPLY</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{\text{IN}} ) Input Voltage range</td>
<td>( \text{VIN1 and VIN2} )</td>
<td>6.5</td>
<td>28</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( \text{IDD}_{\text{Q,nsw}} ) Non switching quiescent power supply current</td>
<td>( \text{VFB1 = VFB2 = 900 mV, LOW_P = high} )</td>
<td>100</td>
<td></td>
<td></td>
<td>( \mu \text{A} )</td>
</tr>
<tr>
<td>UVLO ( V_{\text{IN}} ) under voltage lockout</td>
<td>( \text{Rising} \ \text{VIN} ) ( \text{Hysteresis} )</td>
<td>3.5</td>
<td>200</td>
<td></td>
<td>V, mV</td>
</tr>
</tbody>
</table>

| **FEEDBACK AND ERROR AMPLIFIER** |                                  |     |     |     |      |
| \( V_{\text{SENSE}} \) Regulated output voltage | \( V_{\text{IN}} = 12 \text{ V} \) | 4.85 | 5   | 5.15 | V    |
| \( G_{\text{m_EA}} \) Error amplifier trans-conductance | \( -2 \mu \text{A} < I_{\text{COMP}} < 2 \mu \text{A}, V_{\text{COMP}} = 1 \text{ V} \) | 92  |     |     | \( \mu \text{s} \) |
| \( I_{\text{gm}} \) Error amplifier source/sink current | \( V_{\text{COMP}} = 1 \text{ V}, 100 \text{ mV overdrive} \) | \( \pm 7 \) |     |     | \( \mu \text{A} \) |
| \( G_{\text{m_SRC}} \) COMP voltage to inductor current Gm | \( V_{\text{IN}} = 12 \text{ V} \) | 9   |     |     | \( \text{A/V} \) |

| **PFM MODE AND SOFT-START**      |                                  |     |     |     |      |
| \( I_{\text{th}} \) Pulse skipping mode switch current threshold |                           | 300 |     |     | mA   |
| \( I_{\text{SS}} \) Charge current |                        | 2   |     |     | \( \mu \text{A} \) |

| **OSCILLATOR**                   |                                  |     |     |     |      |
| \( f_{\text{SW BK}} \) Switching frequency range | Set by external resistor ROSC | 50  |     | 1100 | kHz  |
| \( f_{\text{SW}} \) Programmable frequency | \( \text{ROSC = OPEN} \) | 120 |     |     | kHz  |
| \( f_{\text{jitter}} \) Frequency spread spectrum in percentage of \( f_{\text{SW}} \) | \( V_{\text{IN}} = 12 \text{ V} \) | \( \pm 6 \) |     |     | %    |
| \( f_{\text{swing}} \) Jittering swing frequency in percentage of \( f_{\text{SW}} \) | \( V_{\text{IN}} = 12 \text{ V} \) | 1/512 |     |     |     |
| \( t_{\text{min_on}} \) Minimum on time | \( V_{\text{IN}} = 12 \text{ V}, T_A = 25^\circ \text{C} \) | 200 |     |     | ns   |
| \( D_{\text{max}} \) Maximum duty ratio | \( V_{\text{IN}} = 12 \text{ V} \) | 93  |     |     | %    |

| **CURRENT LIMIT**                |                                  |     |     |     |      |
| \( I_{\text{LIMIT}} \) Peak inductor current limit | \( V_{\text{IN}} = 12 \text{ V} \) | 2.5 |     |     | A    |

| **MOSFET ON-RESISTANCE**         |                                  |     |     |     |      |
| \( R_{\text{ds,on, HS}} \) On resistance of high side FET | \( V_{\text{IN}} = 12 \text{ V} \) | 120 |     | 240  | m\( \Omega \) |

| **THERMAL SHUTDOWN**             |                                  |     |     |     |      |
| \( T_{\text{TRIP}} \) Thermal protection trip point | Rising temperature | 165 |     |     | °C   |

**TYPICAL CHARACTERISTICS**

\( T_A = 25^\circ \text{C}, \ V_{\text{IN}} = 12 \text{ V}, f_{\text{SW}} = 120 \text{ kHz} \) (unless otherwise noted)

![Figure 1. Efficiency](image1.png)

\( V_{\text{IN}} = 12 \text{ V}, V_{\text{OUT}} = 5 \text{ V} \)

![Figure 2. Efficiency](image2.png)

\( V_{\text{IN}} = 12 \text{ V}, V_{\text{OUT}} = 5 \text{ V} \)
TYPICAL CHARACTERISTICS (continued)

$T_A = 25^\circ C, V_{IN} = 12 \text{ V}, f_{SW} = 120 \text{ kHz}$ (unless otherwise noted)

Figure 3. Load Regulation
$V_{IN} = 12 \text{ V}, V_{OUT} = 5 \text{ V}$

Figure 4. Line Regulation
$V_{OUT} = 5 \text{ V}$

Figure 5. Startup
1-A Preset Loading

Figure 6. Steady State
$I_O = 1 \text{ A}$

Figure 7. Steady State
$I_O = 20 \text{ mA}$

Figure 8. Load Transient
$I_O = 0.1 \text{ A to 1 A}$
TYPICAL CHARACTERISTICS (continued)

$T_A = 25^\circ C, \ V_{IN} = 12 \ V, \ f_{SW} = 120 \ kHz$ (unless otherwise noted)

![Figure 9. Short Circuit Protection](image1)

![Figure 10. Short Circuit Recovery](image2)
OVERVIEW

The TPS5405 is a 28-V, 2-A, step-down (buck) converter with an integrated high-side N-channel MOSFET. To improve performance during line and load transients, the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design.

The TPS5405’s switching frequency is adjustable with an external resistor or fixed by connecting the frequency program pin to GND or leaving it unconnected.

The TPS5405 starts switching at \( V_{\text{IN}} \) equal to 3.5 V. The operating current is 100 \( \mu \text{A} \) typically when not switching and under no load. When the device is disabled, the supply current is 1 \( \mu \text{A} \) typically.

The integrated 120-m\( \Omega \) high-side MOSFET allows for high efficiency power supply designs with continuous output currents up to 2 A.

The TPS5405 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the \( \text{BOOT to PH} \) pins. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V typically.

By adding an external capacitor, the slow start time of the TPS5405 can be adjustable which enables flexible output filter selection. To improve the efficiency at light load conditions, the TPS5405 enters a special pulse skipping mode when the peak inductor current drops below 300 mA typically. The frequency foldback reduces the switching frequency during startup and over current conditions to help control the inductor current. The thermal shut down gives the additional protection under fault conditions.

DETAILED DESCRIPTION

Adjustable Frequency PWM Control

The TPS5405 uses an external resistor to adjust the switching frequency. Connecting the ROSC pin to ground fixes the switching frequency at 70 kHz. Leave this pin open to set 120-kHz switch frequency.

\[
R_{\text{OSC}}(\text{k}\Omega) = 21.82 \cdot f_{\text{SW}}^{-1.167}
\]  

(1)

For operation at 300 kHz, an 85.5-k\( \Omega \) resistor is required.
Pulse Skipping Mode

The TPS5405 is designed to operate in pulse skipping mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 300 mA typically, the COMP pin voltage falls to 0.5 V typically and the device enters pulse skipping mode. When the device is in pulse skipping mode, the COMP pin voltage is clamped at 0.5 V internally which prevents the high side integrated MOSFET from switching. The peak inductor current must rise above 300 mA for the COMP pin voltage to rise above 0.5 V and exit pulse skipping mode. Since the integrated current comparator catches the peak inductor current only, the average load current entering pulse skipping mode varies with the applications and external output filters.

Voltage Reference (VSENSE)

The voltage reference system produces a ±2% initial accuracy voltage reference (±4% over temperature) by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.8 V.

Bootstrap Voltage (BOOT)

The TPS5405 has an integrated boot regulator and requires a 0.1-µF ceramic capacitor between the BOOT and LX pins to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS5405 is designed to operate at 100% duty cycle as long as the BOOT to LX pin voltage is greater than 2.1 V typically.

Programmable Slow Start Using SS Pin

It is recommended to program the slow start time externally because no slow start time is implemented internally. The TPS5405 effectively uses the lower voltage of the internal voltage reference or the SS pin voltage as the power supply’s reference voltage fed into the error amplifier and will regulate the output accordingly. A capacitor (C_SS) on the SS pin to ground implements a slow start time. The TPS5405 has an internal pull-up current source of 2 µA that charges the external slow start capacitor. The equation for the slow start time (10% to 90%) is shown in Equation 2. The internal V_ref is 0.8 V and the I_SS current is 2 µA.

\[ t_{ss} (\text{ms}) = \frac{C_{ss} (\text{nF}) \times V_{\text{ref}} (\text{V})}{I_{ss} (\mu\text{A})} \]  

(2)

The slow start time should be set between 1 ms to 10 ms to ensure good start-up behavior. The slow start capacitor should be no more than 27 nF.

If during normal operation, the input voltage drops below the VIN UVLO threshold, or a thermal shutdown event occurs, the TPS5405 stops switching.

Error Amplifier

The TPS5405 has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the internal effective voltage reference presented at the input of the error amplifier. The transconductance of the error amplifier is 92 µA/V during normal operation. Frequency compensation components are connected between the COMP pin and ground.

Slope Compensation

To prevent the sub-harmonic oscillations when operating the device at duty cycles greater than 50%, the TPS5405 adds a built-in slope compensation which is a compensating ramp to the switch current signal.

Overcurrent Protection and Frequency Shift

The TPS5405 implements current mode control that uses the COMP pin voltage to turn off the high-side MOSFET on a cycle by cycle basis. Every cycle the switch current and the COMP pin voltage are compared; when the peak inductor current intersects the COMP pin voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, causing the switch current to increase. The COMP pin has a maximum clamp internally, which limits the output current.
The TPS5405 provides robust protection during short circuits. There is potential for overcurrent runaway in the output inductor during a short circuit at the output. The TPS5405 solves this issue by increasing the off time during short circuit conditions by lowering the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 V to 5V on the VSENSE pin. The relationship between the switching frequency and the VSENSE pin voltage is shown in Table 1.

**Table 1. Switching Frequency Conditions**

<table>
<thead>
<tr>
<th>SWITCHING FREQUENCY</th>
<th>VSENSE PIN VOLTAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{SW}$</td>
<td>$V_{SENSE} \geq 3.75 \text{ V}$</td>
</tr>
<tr>
<td>$f_{SW}/2$</td>
<td>$3.75 \text{ V} &gt; V_{SENSE} \geq 2.5 \text{ V}$</td>
</tr>
<tr>
<td>$f_{SW}/4$</td>
<td>$2.5 \text{ V} &gt; V_{SENSE} \geq 1.25 \text{ V}$</td>
</tr>
<tr>
<td>$f_{SW}/8$</td>
<td>$1.25 \text{ V} &gt; V_{SENSE}$</td>
</tr>
</tbody>
</table>

**Spread Spectrum**

In order to reduce EMI, TPS5405 introduces frequency spread spectrum. The jittering span is ±6% of the switching frequency with 1/512 swing frequency.

**Switching Node Anti-Ringing**

When the non-synchronous buck converter operates in DCM mode, the filter inductor and the parasitic capacitance in the switching node (LX) form an LC resonant circuit; due to its high Q factor, lengthy high frequency oscillation can be observed in the switching node. This ringing could cause radiated EMI issues in some systems. TPS5405 adds an anti-ringing circuit to prevent the ringing from happening, when the inductor current crosses zero and LX starts to climb up, an internal MOSFET between LX and VSENSE is turned on, providing a damping path for the resonant circuit so as to eliminate the ringing.

**Overvoltage Transient Protection**

The TPS5405 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and internal thresholds. When the VSENSE pin voltage goes above 109% $\times V_{\text{ref}}$, the high-side MOSFET will be forced off. When the VSENSE pin voltage falls below 107% $\times V_{\text{ref}}$, the high-side MOSFET will be enabled again.

**Inductor Selection**

The higher operating frequency allows the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of switching loss and MOSFET gate charge losses. In addition to this basic trade-off, the effect of the inductor value on ripple current and low current operation must also be considered. The ripple current depends on the inductor value. The inductor ripple current ($i_L$) decreases with higher inductance or higher frequency and increases with higher input voltage ($V_{\text{IN}}$). Accepting larger values of $i_L$ allows the use of low inductances, but results in higher output voltage ripple and greater core losses.

To calculate the value of the output inductor, use Equation 3. LIR is a coefficient that represents inductor peak-to-peak ripple to DC load current. It is recommended to set LIR to 0.1 ~ 0.3 for most applications.

Actual core loss of the inductor is independent of core size for a fixed inductor value, but it is very dependent on the inductance value selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite designs have very low core loss and are preferred for high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates hard, which means that inductance collapses abruptly when the peak design current is exceeded. It results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate. It is important that the RMS current and saturation current ratings are not exceeding the inductor specification. The RMS and peak inductor current can be calculated from Equation 5 and Equation 6.
For this design example, use \( \text{LIR} = 0.3 \) and the inductor is calculated to be 5.40 \( \mu \text{H} \) with \( V_{\text{IN}} = 12 \text{ V} \). Choose 4.7 \( \mu \text{H} \) value for the standard inductor and the peak to peak inductor ripple is about 34% of 1-A DC load current.

**Output Capacitor Selection**

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple’s requirements.

**Equation 7** gives the minimum output capacitance to meet the transient specification. For this example, \( L = 4.7 \text{ \( \mu \text{H} \)} \), \( \Delta I_{\text{OUT}} = 1 \text{ A} – 0.0 \text{ A} = 1 \text{ A} \) and \( \Delta V_{\text{OUT}} = 500 \text{ mV} \) (10% of regulated 5 \( \text{V} \)). Using these numbers gives a minimum capacitance of 1 \( \mu \text{F} \). A standard 22- \( \mu \text{F} \) ceramic is chosen in the design.

\[
C_{\text{O}} > \frac{\Delta I_{\text{OUT}}^2 \cdot L}{2 \cdot V_{\text{OUT}} \cdot \Delta V_{\text{OUT}}} \tag{7}
\]

The selection of \( C_{\text{O}} \) is driven by the effective series resistance (ESR). **Equation 8** calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where \( f_{\text{SW}} \) is the switching frequency, \( \Delta V_{\text{OUT}} \) is the maximum allowable output voltage ripple, and \( \Delta I_{\text{L}} \) is the inductor ripple current. In this case, the maximum output voltage ripple is 50 mV (1% of regulated 5 \( \text{V} \)). From **Equation 4**, the output current ripple is 1 A. From **Equation 8**, the minimum output capacitance meeting the output voltage ripple requirement is 2.5 \( \mu \text{F} \) with 3-\( \Omega \) ESR resistance.

\[
\frac{1}{8 \cdot f_{\text{SW}}} \cdot \frac{1}{\Delta V_{\text{OUT}}} - \frac{1}{\Delta L_{\text{E}}} \tag{8}
\]

After considering both requirements, for this example, one 22- \( \mu \text{F} \), 6.3- \( \text{V} \) X7R ceramic capacitor with 3-\( \Omega \) ESR should be used.

**Input Capacitor Selection**

A minimum 10- \( \mu \text{F} \) X7R/X5R ceramic input capacitor is recommended to be added between \( V_{\text{IN}} \) and GND. These capacitors should be connected as close as physically possible to the input pins of the converters as they handle the RMS ripple current shown in **Equation 9**. For this example, \( I_{\text{OUT}} = 1 \text{ A} \), \( V_{\text{OUT}} = 5 \text{ V} \), minimum \( V_{\text{INmin}} = 9.6 \text{ V} \), from **Equation 9**, the input capacitors must support a ripple current of 1-A RMS.

\[
I_{\text{INRMS}} = I_{\text{OUT}} \cdot \sqrt{\frac{V_{\text{OUT}}}{V_{\text{INmin}}} \cdot \left( \frac{V_{\text{INmax}} - V_{\text{OUT}}}{V_{\text{INmin}}} \right)} \tag{9}
\]

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using **Equation 10**. Using the design example values, \( I_{\text{OUTmax}} = 1 \text{ A} \), \( C_{\text{IN}} = 10 \mu \text{F} \), \( f_{\text{SW}} = 300 \text{ kHz} \), yields an input voltage ripple of 83 mV.

\[
\Delta V_{\text{IN}} = \frac{I_{\text{OUTmax}} \cdot 0.25}{C_{\text{IN}} \cdot f_{\text{SW}}} \tag{10}
\]

To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current must be used.
Bootstrap Capacitor Selection

An external bootstrap capacitor connected to the BST pins supplies the gate drive voltages for the topside MOSFETs. The capacitor between BST pin and LX pin is charged through internal diode from V7V when the LX pin is low. When a high side MOSFET is to be turned on, the driver places the bootstrap voltage across the gate-source of the desired MOSFET. This enhances the top MOSFET switch and turns it on. The switch node voltage, LX, rises to VIN and the BST pin follows. With the internal high side MOSFET on, the bootstrap voltage is above the input supply: \( V_{\text{BST}} = V_{\text{IN}} + V_{7V} \). The selection on bootstrap capacitance is related with internal high side power MOSFET gate capacitance. A 0.047-\( \mu \)F ceramic capacitor is recommended between the BST pin and LX pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 165°C, the device reinitiates the power up sequence.
### PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PIns</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS5405DR</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>T5405</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS5405DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>Device</td>
<td>Package Type</td>
<td>Package Drawing</td>
<td>Pins</td>
<td>SPQ</td>
<td>Length (mm)</td>
<td>Width (mm)</td>
<td>Height (mm)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----------</td>
<td>--------------</td>
<td>-----------------</td>
<td>------</td>
<td>-----</td>
<td>-------------</td>
<td>------------</td>
<td>-------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPS5405DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>340.5</td>
<td>338.1</td>
<td>20.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

NOTES: (continued)
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated