

A Methodology to Achieve Full-Range ZVS for Half-Bridge SRDAB in Active Pack Balancing Applications



Will Tai, Bo Song, Yang Wu

ABSTRACT

Due to its cost-effective half-bridge configuration, inherent bidirectional power flow capabilities, and wide input-to-output voltage operability, the Dual-Half-Bridge Series Resonant (DBSRC) DC/DC converter stands as a highly suitable topology for Active Pack Balancing (APB) applications across series-connected battery packs in Energy Storage Systems (ESS). Implementing soft-switching control for the active power devices within this topology yields distinct operational merits: mitigating switching losses to secure elevated conversion efficiency, suppressing the voltage derivative (dv/dt) to alleviate electromagnetic interference (EMI), and bolstering converter reliability by eliminating deleterious high-voltage ringing across the power transistors. Consequently, this application note elucidates Variable Frequency Modulation (VFM) and Phase Shift Modulation (PSM) methodologies that deliver unmitigated Zero Voltage Switching (ZVS) turn-on capabilities across the entire operating input voltage and load profile, achieving this without incurring any supplementary hardware costs.

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

Figure 1-1 shows the schematic diagram of the DBSRC topology, wherein all active power devices are modulated via single-phase-shift control. Under this modulation scheme, the complementary switches within the same bridge leg (for example, Q1) and (Q2) operate with a 50% duty cycle, while a controlled phase-shift time is introduced between the primary and secondary bridge legs (Q1 and Q3). The effect of dead time is neglected in this baseline operational analysis.




Figure 1-1. DBSRC Topology

To effectively achieve Zero Voltage Switching (ZVS) for an active device, a sufficient negative channel current must flow through the switch prior to the turn-on, thereby discharging the energy stored in its parasitic junction capacitance until the drain-to-source voltage drops to zero. Figure 1-2 shows the operational waveforms of the DBSRC, including the primary- and secondary-side leg voltages V_A and V_B , alongside the resonant inductor current i_{res} . Taking the ZVS process of Q3 as an illustrative example: prior to the conduction of Q3, switches Q1 and Q4 are turned on. Due to the positive voltage drop applied across the resonant inductor, i_{res} transitions from a negative to a positive value. At this juncture, when the complementary secondary-side switches are gated off, the secondary-side current is diverted through the anti-parallel diode or body diode of Q3, forcing the junction capacitance to fully discharge. Once this capacitance voltage drops to 0V, Q3 is turned on under zero-voltage conditions, thereby securing a soft-switching transition. The ZVS mechanisms for the remaining active power devices follow an identical operational sequence.




Figure 1-2. Operational Waveforms and Time-Domain Analysis

Defining the turn-on instance of Q3 as t_0 , the current zero-crossing instance as t_1 , and the turn-off instance of Q3 as t_2 , the interval from t_0 to t_2 represents the phase-shift time duration, denoted as θ . To guarantee that a sufficient negative boundary current flows through the respective active power devices prior to their conduction, thereby ensuring that the parasitic junction capacitance is thoroughly discharged to achieve unmitigated ZVS control.

2 Mathematical Derivation of ZVS Phase-Shift Timing

The theoretical evaluation is conducted utilizing the Fundamental Harmonic Analysis (FHA) method, which selectively isolates and analyzes the fundamental components of the normalized leg voltages, V_A and V_B . Following normalization, the mathematical expressions for the fundamental components of V_A and V_B are formulated as follows:

$$v_{A_pu}(t) = \frac{4}{\pi} \sin(\omega t) \quad (1)$$

$$v_{B_pu}(t) = \frac{4M}{\pi} \sin[\omega t - \theta] \quad (2)$$

where M denotes the voltage gain ratio, ω is the switching angular frequency

$$M = \frac{V_{Battery}}{nV_{bus}} \quad (3)$$

Consequently, the fundamental component of the resonant inductor current, i_{res} , can be derived and expressed as follows:

$$i_{res}(t) = \frac{v_{A_pu}(t) - v_{B_pu}(t)}{X_{res}} \quad (4)$$

where X_{res} represents the total impedance of the resonant network. The resonant tank consists of a series resonant inductor L_r and a resonant capacitor C_r . Since the current loop operates the system above the resonant frequency ($f_s > f_r$) to maintain an inductive tank for zero-voltage switching, the net fundamental inductive reactance X_{res} at any given switching frequency is defined as:

$$X_{res} = \omega L_r - \frac{1}{\omega C_r} > 0 \quad (5)$$

Using phasor analysis $v_{A_pu}(t)$ with as the reference phasor, the net voltage phasor driving the resonant tank is $\dot{V}_A - \dot{V}_B$. Solving the system equation $I_{res} = (\dot{V}_A - \dot{V}_B) / jX_{res}$ yields the rigorous time-domain fundamental resonant current $i_{res}(t)$:

$$i_{res}(t) = \frac{2V_{bus}}{\pi \cdot X_{res}} \cdot [M \cdot \sin\theta \cdot \cos(\omega t) + (1 - M \cdot \cos\theta) \cdot \sin(\omega t)] \quad (6)$$

To solve for the precise moment the inductor current crosses zero $i_{res}(t) = 0$, we set the inner bracket of the time-domain current equation to zero:

$$M \cdot \sin\theta \cdot \cos(\omega t_{zero}) = -(1 - M \cdot \cos\theta) \cdot \sin(\omega t_{zero}) \quad (7)$$

Dividing both sides by $\cos(\omega t_{zero})$ yields the tangent relationship:

$$\tan(\omega t_{zero}) = \frac{-M \sin\theta}{1 - M \cos\theta} \quad (8)$$

Thus, the exact electrical angle at which the fundamental current crosses zero during the half-cycle is:

$$\omega t_{zero} = \arctan\left(\frac{-M \sin\theta}{1 - M \cos\theta}\right) \quad (9)$$

To ensure perfectly symmetrical switching current amplitudes and eliminate high circulating reactive currents when $M \neq 1$, your ideal physical target is to position this zero-crossing point exactly at the midpoint between the primary turn-on instance t_0 ($\omega t_0 = 0$) and the secondary turn-on instance t_2 ($\omega t_2 = \theta$):

$$\omega t_{zero} = \frac{0 + \theta}{2} = \frac{\theta}{2} \quad (10)$$

Substituting this target into the tangent relationship:

$$\frac{\sin\left(\frac{\theta}{2}\right)}{\cos\left(\frac{\theta}{2}\right)} = \frac{1 - M + 2M\sin^2\left(\frac{\theta}{2}\right)}{2M\sin\left(\frac{\theta}{2}\right)\cos\left(\frac{\theta}{2}\right)} \Rightarrow 0 = 1 - M \Rightarrow M = 1 \quad (11)$$

This mathematical proof reveals a critical hardware constraint of the Half-Bridge SPS architecture: **it is mathematically impossible to force the current zero-crossing point exactly to the midpoint ($\theta/2$) when $M \neq 1$** . Because a half-bridge cannot utilize an inner-phase shift angle to match the voltage amplitudes, the current waveform is naturally skewed. Forcing the system to stay at the absolute ZVS boundary creates massive reactive current stress on one side. Therefore, a dynamic tracking function must be established.

To resolve this conflict, we introduce a dynamic tracking factor $\lambda(M)$ that dictates the zero-crossing position relative to θ as a function of the real-time voltage gain M :

$$\omega_s t_{\text{zero}} = \lambda(M) \cdot \theta \quad (12)$$

Where $\lambda(M) = \frac{1}{1+M}$

- When $M = 1$, $\lambda(1) = 0.5$, forcing the zero-crossing to converge perfectly at the midpoint ($\omega_s t_{\text{zero}} = 0.5\theta$).
- When $M > 1$ (Boost mode), $\lambda < 0.5$, the zero-crossing smoothly shifts toward t_0 , securing primary ZVS while clamping down on excessive secondary peak currents.
- When $M < 1$ (Buck mode), $\lambda > 0.5$, the zero-crossing smoothly shifts toward t_2 , securing secondary ZVS while preventing primary current spikes.

Substituting $\lambda(M)$ into our zero-crossing equation yields:

$$\tan\left(\frac{1}{1+M}\theta\right) = \frac{1 - M\cos\theta}{M\sin\theta} \quad (13)$$

Since this expression is a transcendental equation, it cannot be solved analytically for θ . To run this on a microcontroller (like the TI C2000 F28P55) with minimal computational latency, we perform a multi-point least-squares error minimization fitting against the strict mathematical bounds ($\theta_{\text{strict}} = \arccos[\min(M, 1/M)]$) over the operational range $M \in [0.5, 2.0]$.

The optimized trajectory-tracking phase shift angle can be accurately generalized by a first-order absolute error envelope polynomial:

$$\theta_{\text{track}} = \arccos\left[\min\left(M, \frac{1}{M}\right)\right] \cdot (1 - 0.25 \cdot |M - 1|) \quad (14)$$

Considering the margin for deadtime and Coss of switches,

$$\theta_{\text{track}} = \arccos\left[0.8 \cdot \min\left(M, \frac{1}{M}\right)\right] \cdot (1 - 0.25 \cdot |M - 1|) \quad (15)$$

3 Simulation in PLECS

A 300W DBSRC power stage model was constructed within the PLECS simulation software to perform the evaluation. The designated electrical specifications for this simulation platform comprise a nominal system input voltage V_{in} of 24V, a regulated output voltage range V_{out} spanning from 40V to 60V, and a rated full-load output current I_{out} of 5A.




Figure 3-1. PLECS Schematic and Control Model of the DBSRC Topology

Figure 3-2 shows the architecture of the PWM control module. Mechanically, this module generates phase-shifted PWM gating signals for the full-bridge networks on both sides of the DBSRC. Based on the real-time power flow direction and the calculated phase-shift time duration, the module dynamically selects appropriate phase-offset edge instances to ultimately deliver four independent gate-drive output signals.




Figure 3-2. Implementation of the PWM Control Module

Under forward operation, with an electrical test condition of $V_{in} = 24V$, $V_{out} = 60V$, and $I_{out} = 5A$, the explicit Zero Voltage Switching (ZVS) transition and control process for the four active power switches are captured and illustrated in Figure 3-3.




Figure 3-3. ZVS Control and Switching Transitions of All Power Switches Under Forward Operation

Under reverse operation, with an electrical test condition of $V_{in} = 60V$, $V_{out} = 24V$, and $I_{out} = 5A$, the explicit Zero Voltage Switching (ZVS) transition and control process for the four active power switches are captured and shown in [Figure 3-4](#).




Figure 3-4. ZVS Control and Switching Transitions of All Power Switches Under Reverse Operation

4 Summary

Aimed at Active Pack Balancing (APB) applications for series-connected battery packs in Energy Storage Systems (ESS), this application note proposed a robust soft-switching control methodology tailor-made for the Dual-Bridge Series Resonant (DBSRC) DC/DC converter. To bolster conversion efficiency and system reliability, the control strategies centered around Variable Frequency Modulation (VFM) and Phase Shift Modulation (PSM) were comprehensively formulated and analyzed. Without incurring any supplementary hardware costs, the proposed scheme successfully achieves unmitigated Zero Voltage Switching (ZVS) turn-on control across the entire operating input voltage spectrum and full-load profile. Consequently, this design significantly mitigates switching losses, suppresses dv/dt induced electromagnetic interference (EMI), and minimizes the detrimental risks of high-voltage ringing across power transistors.

5 References

1. Texas Instruments, [Bidirectional Isolated Dual-Bridge Series Resonant DC/DC Converter Reference Design for Pack Balance](#), design guide.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025