

High-Slew-Rate Single-Supply Operational Amplifier

1 Features

- **Qualified for Automotive Applications**
- Wide Gain-Bandwidth Product: 4.5MHz
- Fast Settling Time: 2µs to 0.1%
- Wide-Range Single-Supply Operation: 4V to 36V
- Wide Input Common-Mode Range Includes Ground (V_{CC}_)
- **Output Short-Circuit Protection**

2 Applications

- Optimized for AEC-Q100 grade 1 applications
- Infotainment and cluster
- Passive safety
- Body electronics and lighting
- HEV/EV inverter and motor control
- On-board (OBC) and wireless charger
- Powertrain current sensor
- Advanced driver assistance systems (ADAS)
- High-side current sensing


3 Description

Quality, low-cost, fabrication with remarkable design concepts is employed for the TL3472-Q1 operational amplifier. This device offers 4.5MHz of gain-bandwidth product, and fast settling time. Although the TL3472-Q1 can be operated from split supplies, TL3472-Q1 is particularly suited for single-supply operation because the common-mode input voltage range includes ground potential (V_{CC-}). This device exhibits high input resistance, low input offset voltage, and high gain. This low-cost amplifier is an alternative to the MC33072 and the MC34072 operational amplifiers.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TL3472-Q1	D (SOIC, 8)	4.90mm × 3.90mm

For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram




Table of Contents

1 Features	.1 5.2 Recommended Operating Conditions4
2 Applications	1 5.3 Electrical Characteristics5
3 Description	.1 5.4 Operating Characteristics
4 Pin Configuration and Functions	.3 6 Revision History
5 Specifications	4 7 Mechanical, Packaging, and Orderable Information7
5.1 Absolute Maximum Ratings	4



4 Pin Configuration and Functions



TL3472-Q1



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	36	V
	Common-mode voltage (3)	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage (3)		V _S + 0.2	V
	Current (3)	-10	10	mA
Output short-circuit (2)	·	Continuo	ous	
Operating ambient temperature, T _A		-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Operating the device beyond the ratings listed under Absolute Maximum Ratings cause permanent damage to the device. These are stress ratings only, based on process and design limitations, and this device has not been designed to function outside the conditions indicated under Recommended Operating Conditions. Exposure to any condition outside Recommended Operating Conditions for extended periods, including absolute-maximum-rated conditions, may affect device reliability and performance.
- (2) Short-circuit to ground, one amplifier per package. This device has been designed to limit *electrical* damage due to excessive output current, but extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual *thermal* destruction.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.

5.2 Recommended Operating Conditions

	Parameter	Test conditions	MIN	MAX	UNIT
V _{CC±}	Supply voltage		4	36	V
.,	Common mode input voltage	V _{CC} = 5V	0	2.8	V
V _{IC}	Common-mode input voltage	V _{CC±} = ±15V	-15	12.8] v
T _A	Operating free-air temperature		-40	125	°C

Product Folder Links: TL3472-Q1



5.3 Electrical Characteristics

at specified free-air temperature, $V_{CC\pm} = \pm 15V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	T _A ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
			V _{CC} = 5V	25°C		1.5	16		
V_{IO}	Input offset voltage	$V_{IC} = 0, V_{O} = 0, R_{S} = 50\Omega$	\/ - 145\/	25°C		1	17	mV	
		$V_{CC} = \pm 15V$		Full range			22		
α _{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\Omega$ $V_{CC} = \pm 15V$		Full range		10		μV/°C	
	Input offset current	$V_{IC} = 0, V_{O} = 0, R_{S} = 50\Omega$	V _{CC} = ±15V	25°C		0.01	75	nA	
I _{IO}	input onset current	V _{IC} - 0, V _O - 0, K _S - 5012	V _{CC} - ±15V	Full range			300	IIA	
	Innut high ourrent	V = 0 V =0 D =500	\/ - 145\/	25°C		0.01	500	nA	
I _{IB}	Input bias current	$V_{IC} = 0, V_{O} = 0, R_{S} = 50\Omega$ $V_{CC} = \pm 15V$		Full range			700	ΠA	
V	Common-mode input	$R_S = 50\Omega$		25°C		-15 to 12.8		V	
V _{ICR}	voltage range	NS - 2002	Full range		-15 to 12.8		v		
		$V_{CC+} = 5V, V_{CC-} = 0, R_L = 2k\Omega$	25°C	3.7	4.8				
V _{OH} High-level output voltage		$R_L = 10k\Omega$	25°C	13.6	14.8		V		
		$R_L = 2k\Omega$		Full range	13.4				
		$V_{CC+} = 5V, V_{CC-} = 0, R_L = 2k\Omega$		25°C		0.005	0.3		
V _{OL}	Low-level output voltage	$R_L = 10k\Omega$		25°C		-14.8	-14.3	V	
		$R_L = 2k\Omega$		Full range			-13.5		
۸	Large-signal differential	$V_O = \pm 10V$, $R_L = 2k\Omega$		25°C	25	100		V/mV	
A_{VD}	voltage amplification	$V_0 - \pm 10V$, $R_L - 2K\Omega$		Full range	20			V/IIIV	
	Short-circuit	Source: VID = 1V, V _O = 0		25°C	-10	-75		m 1	
I _{OS}	output current	Sink: VID = $-1V$, $V_0 = 0$			+20	+75		mA	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), R_S = 50\Omega$		25°C	65	97		dB	
k _{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 13.5 \text{V to } \pm 16.5 \text{V}, R_S = 100 \Omega$		25°C	70	97		dB	
	0 1	V = 0 No load		25°C		0.56	4.5		
I _{CC}	Supply current (per channel)	V _O = 0, No load		Full range			5.5	mA	
	(PS. Silainion)	$V_{CC+} = 5V, V_O = 2.5V, V_{CC-} = 0, 1$	25°C			4.5			

 ⁽¹⁾ Full range T_A = -40°C to 125°C
 (2) All typical values are at T_A = 25°C.



5.4 Operating Characteristics

 $V_{CC\pm}$ = ±15V, T_A = 25°C

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT	
SR+	Positive slew rate	$V_{I} = -10V$ to 10V, $R_{L} = 2k\Omega$, $C_{L} = 300pF$	A _V = 1	8 10		V/µs	
SR-	Negative slew rate	$V_I = -10V$ to 10V, $R_L = 2k\Omega$, $C_L = 300pF$	A _V = -1	13	13		
	Cattling time	A = 1.10\/ eten	To 0.1%	2			
t _s	Settling time	$A_{VD} = -1$, 10V step	To 0.01%	2.5		μs	
V _n	Equivalent input noise voltage	$f = 1kHz, R_S = 100\Omega$	•	10.8		nV/√ Hz	
In	Equivalent input noise current	f = 1kHz	2		fA/√ Hz		
THD	Total harmonic distortion	$V_{O(PP)}$ = 2V to 20V, R_L = 2k Ω , A_{VD} = 10	0.02		%		
GBW	Gain-bandwidth product	f =100kHz		4.5		MHz	
BW	Power bandwidth	$V_{O(PP)}$ = 20V, R_L = 2k Ω , A_{VD} = 1, THD	= 5.0%	160		kHz	
	Dhace margin	D = 3k0	C _L = 0	70		doa	
Ψm	Phase margin	$R_L = 2k\Omega$ $C_L = 300p$		50		deg	
	Cain margin	B = 3k0	C _L = 0	12		dB	
	Gain margin	$R_L = 2k\Omega$	C _L = 300pF	4		uБ	
rį	Differential input resistance	V _{IC} = 0	•	540		GΩ	
C _i	Input capacitance	V _{IC} = 0		10		pF	
	Channel separation	f = 10kHz		101		dB	
Z _o	Open-loop output impedance	f = 1MHz, A _V = 1		525		Ω	



6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (February 2003) to Revision A (December 2025)	Page
•	Changed Wide gain bandwidth product from 4MHz to 4.5MHz	1
•	Deleted High slew rate	1
•	Deleted Low total harmonic distortion	
•	Deleted Large capacitance drive capability	1
•	Added Application section	1
•	Deleted "With a Darling-ton transistor input stage", and "The all NPN output stage, characterized by no	dead-
	band crossover distortion and large output voltage swing, provides high-capacitance drive capability,	
	excellent phase and gain margins, low open-loop high-frequency output impedance, and symmetrical so	
	sink ac frequency response." lines from description	1
•	Deleted Ordering information	
•	Deleted 13V/µs slew rate	1
•	Deleted Schematic Information	
•	Updated Absolute maximum ratings	4
•	Updated Input bias current from 6nA to 0.01nA	
•	Updated Input bias current from 100nA to 0.01nA	5
•	Updated High-level output voltage from 4V to 4.8V and 14V to 14.8V	
•	Updated Low-level output voltage from 0.1V to 0.005V and -14.7V to -14.8V	5
•	Updated Settling time from 1.1µs to 2µs for 0.1%	<mark>6</mark>
•	Updated Settling time from 2.2µs to 2.5µs for 0.01%	
•	Updated Equivalent input noise voltage from 49nV/√HZ to 10.8nV/√HZ	
•	Updated Equivalent input noise voltage from 0.22pA/√HZ to 2fA/√HZ	6
•	Updated Gain-bandwidth product from 4MHz to 4.5MHz	<mark>6</mark>
•	Updated Differential input resistance from 150MΩ to 540GΩ	6
•	Updated Input capacitance from 2.5pF to 10pF	6
•	Updated Open-loop output impedance from 20Ω to 525Ω	6

DATE	REVISION	NOTES				
March 2008	*	Initial Release				

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

18-Nov-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TL3472QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T3472Q
TL3472QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T3472Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL3472-Q1:

Catalog: TL3472

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2025


NOTE: Qualified Version Definitions:


 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width						
В0	B0 Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL3472QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TL3472QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025