


REF54 0.8ppm/°C Maximum Drift, 0.11ppm_{p-p} 1/f Noise, 380µA Current, Precision Voltage Reference

1 Features

- Low temperature drift coefficient:
 - 0.8ppm/°C maximum (C grade, 0°C to 70°C)
 - 1.5ppm/°C maximum (Q grade, -40°C to 125°C)
- Low noise (0.1Hz to 10Hz):
 - 0.11ppm_{p-p} with C_{NR} = 100µF
 - 0.45ppm_{p-p} with C_{NR} = Open
- High accuracy: ±0.02% maximum
- Low quiescent current: 380µA maximum
- Low long-term stability (1khr): 25ppm, SOIC
- Low long-term stability (1khr): 3ppm, Ceramic
- Designed for a wide range of applications:
 - Wide input voltage up to 18V
 - Output current: ±10mA
 - Voltage options: 2.5V, 3V, 4.096V, 4.5V, 5V
- Fit for all design requirement:
 - Stable with 1µF to 100µF output low-ESR capacitor
 - High PSRR: 100dB at 1kHz
 - Operating temperature range: -40°C to +125°C
 - Pin-to-pin to REF50xx family when TEMP pin is not used

2 Applications

- Semiconductor test equipment
- Precision data acquisition systems
- Precision weight scales
- Ultrasound scanner
- X-ray systems
- Industrial instrumentation
- PLC analog I/O modules
- Field transmitters
- Power monitoring
- Battery management system



3 Description

The REF54 is a family of high precision, low-drift, low current consumption series voltage reference devices. The REF54 family offers low temperature drift coefficient (0.8ppm/°C), low-noise (0.11ppm_{p-p}) and high accuracy (±0.02%) while consuming 380µA current. The REF54 with low long-term drift (3ppm LCCC; 25ppm SOIC), excellent load and line regulation helps meet strict performance requirements of high precision applications. The device family is designed as a companion device for high-resolution data converters such as [ADS8900B](#), [ADS127L11](#), [ADS1285](#), and [DAC11001B](#).

The REF54 family supports wide supply voltage rating of 18V. The REF54 device supports up to 10mA load current.

The REF54 is specified for the two temperature ranges, C grade is specified for from 0°C to 70°C and Q grade is specified for from -40°C to +125°C. The wide temperature range enables operation across various industrial applications.

Package Information

PART NAME	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
REF54	D (SOIC, 8)	4.9mm × 6mm
	VSSOP, 8 ⁽³⁾	3mm × 4.9mm
	LCCC, 8	5.00mm × 5.00mm

- For all available packages, see the orderable addendum at the end of the datasheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- Preview package.




Table of Contents


1 Features	1	7.5 Solder Heat Shift.....	23
2 Applications	1	7.6 Power Dissipation.....	24
3 Description	1	8 Detailed Description	25
4 Device Comparison Table	3	8.1 Overview.....	25
5 Pin Configuration and Functions	4	8.2 Functional Block Diagram.....	25
6 Specifications	5	8.3 Feature Description.....	25
6.1 Absolute Maximum Ratings.....	5	9 Application and Implementation	27
6.2 ESD Ratings.....	5	9.1 Application Information.....	27
6.3 Recommended Operating Conditions.....	5	9.2 Typical Applications.....	27
6.4 Thermal Information.....	5	9.3 Power Supply Recommendation.....	30
6.5 Electrical Characteristics REF54250.....	6	9.4 Layout	30
6.6 Electrical Characteristics REF54300.....	8	10 Device and Documentation Support	32
6.7 Electrical Characteristics REF54410.....	10	10.1 Documentation Support.....	32
6.8 Electrical Characteristics REF54450.....	12	10.2 Receiving Notification of Documentation Updates..	32
6.9 Electrical Characteristics REF54500.....	13	10.3 Support Resources.....	32
6.10 Typical Characteristics.....	15	10.4 Trademarks.....	32
7 Parameter Measurement Information	19	10.5 Electrostatic Discharge Caution.....	32
7.1 Temperature Drift.....	19	10.6 Glossary.....	32
7.2 Long-Term Stability.....	19	11 Revision History	32
7.3 Noise Performance.....	20	12 Mechanical, Packaging, and Orderable Information	33
7.4 Thermal Hysteresis.....	23		

4 Device Comparison Table


PRODUCT			V _{REF}	SPECIFIED TEMPERATURE DRIFT RANGE	OPERATING TEMPERATURE RANGE
SOIC (8)	VSSOP (8) ⁽²⁾	LCCC (8)			
REF54250QDR ⁽²⁾	REF54250QDGKR	NA	2.5V	-40°C to 125°C	-40°C to 125°C
REF54250CDR ⁽¹⁾	REF54250CDGKR	REF54250CFKHT ⁽²⁾	2.5V	0°C to 70°C	-40°C to 125°C
REF54250IDR ⁽²⁾	NA	NA	2.5V	-40°C to 105°C	-40°C to 125°C
REF54300QDR ⁽²⁾	REF54300QDGKR	NA	3.0V	-40°C to 125°C	-40°C to 125°C
REF54300CDR ⁽¹⁾	REF54300CDGKR	NA	3.0V	0°C to 70°C	-40°C to 125°C
REF54410QDR ⁽²⁾	REF54410QDGKR	NA	4.096V	-40°C to 125°C	-40°C to 125°C
REF54410CDR ⁽¹⁾	REF54410CDGKR	REF54410CFKHT ⁽¹⁾	4.096V	0°C to 70°C	-40°C to 125°C
REF54410IDR ⁽²⁾	NA	NA	4.096V	-40°C to 105°C	-40°C to 125°C
REF54450QDR ⁽²⁾	REF54450QDGKR	NA	4.5V	-40°C to 125°C	-40°C to 125°C
REF54500QDR ⁽²⁾	REF54500QDGKR	NA	5.0V	-40°C to 125°C	-40°C to 125°C
REF54500CDR ⁽¹⁾	REF54500CDGKR	REF54500CFKHT ⁽¹⁾	5.0V	0°C to 70°C	-40°C to 125°C

- (1) This orderable is released to market.
(2) Product preview. Contact local TI support for samples.

5 Pin Configuration and Functions



**Figure 5-1. D Package
8-Pin SOIC, VSSOP
Top View**



**Figure 5-2. FKH Package
8-Pin LCCC
Top View**

Table 5-1. Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	D	FKH		
EN	1		Input	Device enable control. Low level input disables the reference output and device enters shutdown mode. Device can be enabled by driving voltage > 1.6V or leaving the EN pin floating. See section Section 8.3.1 for additional details.
VIN	2	2	Power	Input supply voltage connection. Connect a minimum 0.1μF decoupling capacitor to ground for the best performance. See section Section 9.3 for additional details.
NIC	3		No Connect	Not internally connected. Pin can be left floating or to a known potential.
GND_F		3	Ground	Ground connection
GND	4		Ground	Ground connection.
GND_S		4	Ground	Ground sense connection.
NR	5	1	Output	Noise reduction pin. Connect a decoupling capacitor to ground for improved noise performance. The pin can be left floating. See section Section 8.3.2 for additional details.
NC		5,8	NC	Connect this pin to Ground or leave floating.
VREF	6		Output	Reference voltage output. Connect a capacitor between 1μF to 100μF to ground for best performance.
VREF_S		6	Output	Reference voltage output sense connection.
VREF_F		7	Output	Reference voltage output force connection. Connect a output capacitor between 1μF to 100μF for the best performance.
DNC	7, 8		Do not Connect	Leave the pin floating or connect to ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	V _{IN}	-0.3	20	V
Enable voltage	EN	-0.3	V _{IN}	V
Output voltage	V _{REF}	-0.3	V _{IN}	V
Output short circuit current	I _{SC}		25	mA
Operating temperature range	T _A	-55	150	°C
Storage temperature range	T _{stg}	-65	170	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	V _{REF} + V _{DO} ⁽¹⁾		18	V
EN	Enable voltage	0		V _{IN}	V
NR	Noise reduction	0		6	V
I _L	Output current	-10		10	mA
T _A	Operating ambient temperature	-40	25	125	°C

- (1) V_{DO} = Dropout voltage.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		REF54		UNIT
		FKH (LCCC)	D (SOIC)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	86.7	120.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.4	52	°C/W
R _{θJB}	Junction-to-board thermal resistance	49	66	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	39.8	9.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	15.8	64.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

6.5 Electrical Characteristics REF54250

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
ACCURACY AND DRIFT						
Output voltage accuracy	$T_A = 25^\circ\text{C}$	-0.02		0.02	%	
Output voltage temperature coefficient	Q grade; $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ⁽¹⁾			1.5	ppm/ $^\circ\text{C}$	
	I grade; $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$ ⁽¹⁾			2		
	Ceramic (FKH) package; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ⁽¹⁾			0.8		
	C grade; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			0.8		
LINE AND LOAD REGULATION						
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		1	3	ppm/V
		$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ⁽¹⁾		1	3	
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		5	20	ppm/mA
		$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ⁽¹⁾		5	30	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		5	15	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ⁽¹⁾		5	25	
NOISE						
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz		0.45	ppm _{p-p}	
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 10\mu\text{F}$		0.24		
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 100\mu\text{F}$		0.11		
e_n	Output voltage noise	$f = 10\text{Hz}$ to 1kHz		0.7	ppm _{rms}	
e_n	Output voltage noise	$f = 10\text{Hz}$ to 1kHz , $C_{NR} = 1\mu\text{F}$		0.16	ppm _{rms}	
R_{NR}	NR pin internal resistance			14	k Ω	
HYSTERESIS AND LONG-TERM STABILITY						
ΔV_{REF_LTD}	Long-term stability - SOIC (D) package	250h $T_A = 35^\circ\text{C}$		14	ppm	
		1000h $T_A = 35^\circ\text{C}$		25		
		2000h $T_A = 35^\circ\text{C}$		32		
		4500h $T_A = 35^\circ\text{C}$		46		
ΔV_{REF_LTD}	Long-term stability - Ceramic (FKH) package ⁽¹⁾	250h $T_A = 35^\circ\text{C}$		2	ppm	
		1000h $T_A = 35^\circ\text{C}$		3		
		2000h $T_A = 35^\circ\text{C}$		4		
		4500h $T_A = 35^\circ\text{C}$		4		
ΔV_{REF_HYS}	Output voltage hysteresis - SOIC (D) package	25°C , 0°C , 70°C , 25°C (cycle 1)		15	ppm	
		25°C , 0°C , 70°C , 25°C (cycle 2)		0.8		
ΔV_{REF_HYS}	Output voltage hysteresis - Ceramic (FKH) package ⁽¹⁾	25°C , 0°C , 70°C , 25°C (cycle 1)		5	ppm	
		25°C , 0°C , 70°C , 25°C (cycle 2)		4		
TURN ON TIME						
t_{ON}	Turn-on time	0.1% settling, $C_{REF} = 1\mu\text{F}$		0.4	ms	
CAPACITIVE LOAD						
C_{IN}	Stable input capacitor range	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.1	μF	

6.5 Electrical Characteristics REF54250 (continued)

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT	
C_{REF}	Stable output capacitor range (2)	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1		100	μF	
POWER SUPPLY								
V_{IN}	Input voltage			$V_{REF} + V_{DO}$		18	V	
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$	Active mode			260	μA	
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				380	μA	
		$T_A = 25^\circ\text{C}$	Shutdown mode			0.5	1	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$					2	μA
V_{EN}	Enable pin voltage	Active mode (EN=1)		1.6			V	
		Shutdown mode (EN=0)				0.5	V	
I_{EN}	Enable pin current	$V_{IN} = V_{EN} = 18\text{V}$		0.5			μA	
		$V_{IN} = V_{EN} = 18\text{V}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.5	μA	
V_{DO}	Dropout voltage	$I_L = 5\text{mA}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				250	mV	
		$I_L = 10\text{mA}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				400	mV	
I_{SC}	Short circuit current	$V_{REF} = 0\text{V}$		21			mA	

- (1) Preview specification. Subject to change at production release.
 (2) ESR for the capacitor can range from $10\text{m}\Omega$ to 1Ω .

6.6 Electrical Characteristics REF54300

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted ⁽¹⁾

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
ACCURACY AND DRIFT							
	Output voltage accuracy	$T_A = 25^\circ\text{C}$		-0.02		0.02	%
	Output voltage temperature coefficient	Q grade; $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.5	ppm/ $^\circ\text{C}$
		C grade; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$				0.8	
LINE AND LOAD REGULATION							
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			1	2	ppm/V
		$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			1	3	
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			5	30	ppm/mA
		$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			5	20	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			5	25	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			5	15	
NOISE							
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz			0.45		ppm _{p-p}
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 10\mu\text{F}$			0.24		
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 100\mu\text{F}$			0.11		
e_n	Output voltage noise	$f = 10\text{Hz}$ to 1kHz			0.7		ppm _{rms}
e_n		$f = 10\text{Hz}$ to 1kHz , $C_{NR} = 1\mu\text{F}$			0.16		ppm _{rms}
HYSTERESIS AND LONG-TERM STABILITY							
ΔV_{REF_LTD}	Long-term stability	250h $T_A = 35^\circ\text{C}$			14		ppm
		1000h $T_A = 35^\circ\text{C}$			25		
ΔV_{REF_HYS}	Output voltage hysteresis	25°C , 0°C , 70°C , 25°C (cycle 1)			15		ppm
ΔV_{REF_HYS}	Output voltage hysteresis	25°C , 0°C , 70°C , 25°C (cycle 2)			0.8		ppm
TURN ON TIME							
t_{ON}	Turn-on time	0.1% settling, $C_{REF} = 1\mu\text{F}$			0.44		ms
CAPACITIVE LOAD							
C_{IN}	Stable input capacitor range	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			0.1		μF
C_{REF}	Stable output capacitor range ⁽²⁾	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			1	100	μF
POWER SUPPLY							
V_{IN}	Input voltage			$V_{REF} + V_{DO}$		18	V
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$		Active mode		260	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				380	μA
		$T_A = 25^\circ\text{C}$		Shutdown mode		0.5	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.5	μA
V_{EN}	Enable pin voltage	Active mode (EN=1)			1.6		V
		Shutdown mode (EN=0)				0.5	V
I_{EN}	Enable pin current	$V_{IN} = V_{EN} = 18\text{V}$			0.25	0.7	μA
		$V_{IN} = V_{EN} = 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.2	μA

6.6 Electrical Characteristics REF54300 (continued)

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted ⁽¹⁾

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V_{DO}	Dropout voltage	$I_L = 5\text{mA}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			250	mV
		$I_L = 10\text{mA}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			400	mV
I_{SC}	Short circuit current	$V_{REF} = 0\text{V}$		21		mA

- (1) REF54300 device is in preview state. All specifications are preliminary and subject to change before production release .
 (2) ESR for the capacitor can range from 10mΩ to 1Ω.

6.7 Electrical Characteristics REF54410

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
ACCURACY AND DRIFT						
Output voltage accuracy	$T_A = 25^\circ\text{C}$	-0.02		0.02	%	
Output voltage temperature coefficient	Q grade; $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}^{(1)}$			1.5	ppm/ $^\circ\text{C}$	
	I grade; $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}^{(1)}$			2		
	Ceramic (FKH) package; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			0.8		
	C grade; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			1		
LINE AND LOAD REGULATION						
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		1	2	ppm/V
		$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}^{(1)}$		1	3	
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		5	20	ppm/mA
		$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}^{(1)}$		5	30	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		5	15	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}^{(1)}$		5	25	
NOISE						
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz		0.45	ppm _{p-p}	
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 10\mu\text{F}$		0.24		
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 100\mu\text{F}$		0.11		
e_n	Output voltage noise	$f = 10\text{Hz}$ to 1kHz		0.7	ppm _{rms}	
		$f = 10\text{Hz}$ to 1kHz , $C_{NR} = 1\mu\text{F}$		0.15		
R_{NR}	NR pin internal resistance			14	k Ω	
HYSTERESIS AND LONG-TERM STABILITY						
ΔV_{REF_LTD}	Long-term stability - SOIC (D) package	250h $T_A = 35^\circ\text{C}$		14	ppm	
		1000h $T_A = 35^\circ\text{C}$		25		
		2000h $T_A = 35^\circ\text{C}$		32		
		4500h $T_A = 35^\circ\text{C}$		46	ppm	
ΔV_{REF_LTD}	Long-term stability - Ceramic (FKH) package	250h $T_A = 35^\circ\text{C}$		2	ppm	
		1000h $T_A = 35^\circ\text{C}$		3		
		2000h $T_A = 35^\circ\text{C}$		4		
		4500h $T_A = 35^\circ\text{C}$		4		
ΔV_{REF_HYS}	Output voltage hysteresis -SOIC (D) package	25°C , 0°C , 70°C , 25°C (cycle 1)		15	ppm	
		25°C , 0°C , 70°C , 25°C (cycle 2)		0.8	ppm	
ΔV_{REF_HYS}	Output voltage hysteresis - Ceramic (FKH) package	25°C , 0°C , 70°C , 25°C (cycle 1)		5	ppm	
		25°C , 0°C , 70°C , 25°C (cycle 2)		4		
TURN ON TIME						
t_{ON}	Turn-on time	0.1% settling, $C_{REF} = 1\mu\text{F}$		0.6	ms	
CAPACITIVE LOAD						
C_{IN}	Stable input capacitor range	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.1	μF	

6.7 Electrical Characteristics REF54410 (continued)

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
C_{REF}	Stable output capacitor range (2)	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1		100	μF
POWER SUPPLY							
V_{IN}	Input voltage			$V_{REF} + V_{DO}$		18	V
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$	Active mode			300	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				450	μA
		$T_A = 25^\circ\text{C}$	Shutdown mode			0.5	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1	μA
V_{EN}	Enable pin voltage	Active mode (EN=1)		1.6			V
		Shutdown mode (EN=0)				0.5	V
I_{EN}	Enable pin current	$V_{IN} = V_{EN} = 18\text{V}$		0.25		0.7	μA
		$V_{IN} = V_{EN} = 18\text{V}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.2	μA
V_{DO}	Dropout voltage	$I_L = 5\text{mA}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				250	mV
		$I_L = 10\text{mA}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				400	mV
I_{SC}	Short circuit current	$V_{REF} = 0\text{V}$		21			mA

- (1) Preview specification. Subject to change at production release.
(2) ESR for the capacitor can range from $10\text{m}\Omega$ to 1Ω .

6.8 Electrical Characteristics REF54450

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted ⁽¹⁾

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
ACCURACY AND DRIFT							
	Output voltage accuracy	$T_A = 25^\circ\text{C}$		-0.02		0.02	%
	Output voltage temperature coefficient	Q grade; $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.5	ppm/ $^\circ\text{C}$
LINE AND LOAD REGULATION							
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \leq V_{IN} \leq 10\text{V}$			4	30	ppm/V
		$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			1	10	
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			5	30	ppm/mA
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			5	40	
NOISE							
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz			0.45		ppm _{p-p}
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 10\mu\text{F}$			0.24		
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 100\mu\text{F}$			0.11		
e_n	Output voltage noise	$f = 10\text{Hz}$ to 1kHz			0.7		ppm _{rms}
e_n		$f = 10\text{Hz}$ to 1kHz , $C_{NR} = 1\mu\text{F}$			0.16		ppm _{rms}
HYSTERESIS AND LONG-TERM STABILITY							
ΔV_{REF_LTD}	Long-term stability	$250\text{h } T_A = 35^\circ\text{C}$			14		ppm
		$1000\text{h } T_A = 35^\circ\text{C}$			25		
ΔV_{REF_HYS}	Output voltage hysteresis	25°C , 0°C , 70°C , 25°C (cycle 1)			15		ppm
		25°C , 0°C , 70°C , 25°C (cycle 2)			0.8		
TURN ON TIME							
t_{ON}	Turn-on time	0.1% settling, $C_{REF} = 1\mu\text{F}$			0.63		ms
CAPACITIVE LOAD							
C_{IN}	Stable input capacitor range	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			0.1		μF
C_{REF}	Stable output capacitor range ⁽²⁾	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			1	100	μF
POWER SUPPLY							
V_{IN}	Input voltage			$V_{REF} + V_{DO}$		18	V
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$	Active mode		260	310	μA
				$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			420
		$T_A = 25^\circ\text{C}$	Shutdown mode		0.25	0.7	μA
				$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			1
V_{EN}	Enable pin voltage	Active mode (EN = 1)		1.6			V
		Shutdown mode (EN = 0)				0.5	V
I_{EN}	Enable pin current	$V_{IN} = V_{EN} = 18\text{V}$			0.25	0.7	μA
		$V_{IN} = V_{EN} = 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.2	μA
V_{DO}	Dropout voltage	$I_L = 5\text{mA}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				250	mV
		$I_L = 10\text{mA}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				400	mV
I_{SC}	Short circuit current	$V_{REF} = 0\text{V}$			21		mA

(1) REF54450 device is in preview state. All specifications are preliminary and subject to change before production release.

(2) ESR for the capacitor can range from $10\text{m}\Omega$ to 1Ω .

6.9 Electrical Characteristics REF54500

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
ACCURACY AND DRIFT						
	Output voltage accuracy	$T_A = 25^\circ\text{C}$	-0.02		0.02	%
	Output voltage temperature coefficient	Q grade; $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ (1)			1.5	ppm/ $^\circ\text{C}$
		Ceramic (FKH) package; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			0.8	
		C grade; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$			1	
LINE AND LOAD REGULATION						
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \leq V_{IN} \leq 10\text{V}$		4	30	ppm/V
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		1	5	ppm/V
		$V_{REF} + V_{DO} \leq V_{IN} \leq 18\text{V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ (1)		1	10	
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ (1)		5	30	ppm/mA
		$I_L = 0\text{mA}$ to 10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		5	20	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ (1)		5	40	
		$I_L = 0\text{mA}$ to -10mA , $V_{IN} = V_{REF} + V_{DO}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		5	25	
NOISE						
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz		0.45		ppm _{p-p}
e_{np-p}	Low frequency noise	$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 10\mu\text{F}$		0.24		
		$f = 0.1\text{Hz}$ to 10Hz , $C_{NR} = 100\mu\text{F}$		0.11		
e_n	Output voltage noise	$f = 10\text{Hz}$ to 1kHz		0.7		ppm _{rms}
e_n		$f = 10\text{Hz}$ to 1kHz , $C_{NR} = 1\mu\text{F}$		0.16		ppm _{rms}
HYSTERESIS AND LONG-TERM STABILITY						
ΔV_{REF_LTD}	Long-term stability - SOIC (D) package	250h $T_A = 35^\circ\text{C}$		14		ppm
		1000h $T_A = 35^\circ\text{C}$		25		
		2000h $T_A = 35^\circ\text{C}$		32		
		4500h $T_A = 35^\circ\text{C}$		46		
ΔV_{REF_LTD}	Long-term stability - Ceramic (FKH) package	250h $T_A = 35^\circ\text{C}$		2		ppm
		1000h $T_A = 35^\circ\text{C}$		3		
		2000h $T_A = 35^\circ\text{C}$		4		
		4500h $T_A = 35^\circ\text{C}$		4		
ΔV_{REF_HYS}	Output voltage hysteresis - SOIC (D) package	25°C , 0°C , 70°C , 25°C (cycle 1)		18		ppm
		25°C , 0°C , 70°C , 25°C (cycle 2)		0.8		
ΔV_{REF_HYS}	Output voltage hysteresis - Ceramic (FKH) package	25°C , 0°C , 70°C , 25°C (cycle 1) – FKH package		5		ppm
		25°C , 0°C , 70°C , 25°C (cycle 2) – FKH package		4		ppm
TURN ON TIME						
t_{ON}	Turn-on time	0.1% settling, $C_{REF} = 1\mu\text{F}$		0.7		ms
CAPACITIVE LOAD						
C_{IN}	Stable input capacitor range	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.1		μF
C_{REF}	Stable output capacitor range (2)	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		1	100	μF
POWER SUPPLY						

6.9 Electrical Characteristics REF54500 (continued)

Typical specifications at $T_A = 25^\circ\text{C}$, min-max specifications verified across temperature range, $I_L = 0\text{mA}$, $C_{IN} = 0.1\mu\text{F}$, $C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $V_{IN} = V_{REF} + V_{DO}$, unless otherwise noted

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
V_{IN}	Input voltage			$V_{REF} + V_{DO}$		18	V
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$	Active mode		300	380	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				430	μA
		$T_A = 25^\circ\text{C}$	Shutdown mode		0.25	0.7	μA
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1	μA
V_{EN}	Enable pin voltage	Active mode (EN=1)		1.6			V
		Shutdown mode (EN=0)				0.5	V
I_{EN}	Enable pin current	$V_{IN} = V_{EN} = 18\text{V}$			0.25	0.7	μA
		$V_{IN} = V_{EN} = 18\text{V}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				1.2	μA
V_{DO}	Dropout voltage	$I_L = 5\text{mA}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				250	mV
		$I_L = 10\text{mA}, -40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				400	mV
I_{SC}	Short circuit current	$V_{REF} = 0\text{V}$			21		mA

- (1) Preview specification. Subject to change at production release.
- (2) ESR for the capacitor can range from 10m Ω to 1 Ω .

6.10 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = V_{REF} + 0.5\text{V}$, $I_L = 0\text{mA}$, $C_{Out} = C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $C_{IN} = 0.1\mu\text{F}$, $V_{REF} = 2.5\text{V}$ (unless otherwise noted)




Figure 6-1. Output Voltage Vs Free-Air Temperature SOIC Package




Figure 6-2. Output Voltage Vs Free-Air Temperature FKH Package




Figure 6-3. Temperature Drift Distribution SOIC Package




Figure 6-4. Temperature Drift Distribution FKH Package




Figure 6-5. Accuracy Distribution




Figure 6-6. Line Regulation vs Temperature

6.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = V_{REF} + 0.5\text{V}$, $I_L = 0\text{mA}$, $C_{OUT} = C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $C_{IN} = 0.1\mu\text{F}$, $V_{REF} = 2.5\text{V}$ (unless otherwise noted)




Figure 6-7. Load Regulation (Sourcing) vs Temperature




Figure 6-8. Load Regulation (Sinking) vs Temperature




Figure 6-9. Line Transient Response




Figure 6-10. Load Transient Response ($C_{OUT} = 10\mu\text{F}$)




Figure 6-11. Load Transient Response ($C_{OUT} = 1\mu\text{F}$)




Figure 6-12. Output Impedance

6.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = V_{REF} + 0.5\text{V}$, $I_L = 0\text{mA}$, $C_{OUT} = C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $C_{IN} = 0.1\mu\text{F}$, $V_{REF} = 2.5\text{V}$ (unless otherwise noted)




Figure 6-13. Quiescent Current vs Temperature




Figure 6-14. Shutdown Current vs Temperature




Figure 6-15. Dropout Voltage vs Temperature




Figure 6-16. 0.1Hz to 10Hz Voltage Noise Distribution ($C_{NR} = \text{Open}$)




Figure 6-17. Noise Performance 10Hz to 100kHz ($C_{NR} = \text{Open}$)




Figure 6-18. Power-Supply Rejection Ratio vs Frequency

6.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = V_{REF} + 0.5\text{V}$, $I_L = 0\text{mA}$, $C_{Out} = C_{REF} = 10\mu\text{F}$, $C_{NR} = \text{Open}$, $C_{IN} = 0.1\mu\text{F}$, $V_{REF} = 2.5\text{V}$ (unless otherwise noted)




Figure 6-19. REF54250 Thermal Hysteresis Distribution (0°C to 70°C)




Figure 6-20. Long-Term Stability SOIC package 2000 Hours




Figure 6-21. Long-Term Stability SOIC package 7500 Hours




Figure 6-22. Long-Term Stability FKH package 2000 Hours




Figure 6-23. Long-Term Stability FKH package 9000 Hours

7 Parameter Measurement Information

7.1 Temperature Drift

The REF54 is designed and tested for a minimal output voltage temperature drift, which is defined as the change in output voltage over temperature. Every unit shipped is tested at multiple temperatures to make sure that the product meets data sheet specifications. The temperature coefficient is calculated using the box method in which a box is formed by the min/max limits for the nominal output voltage over the operating temperature range. REF54 device C variant has maximum temperature coefficient of 0.8ppm/°C from 0°C to 70°C and REF54 device Q variant has maximum temperature coefficient of 1.5ppm/°C from -40°C to 125°C. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. Due to temperature curvature correction to achieve low-temperature drift, the temperature drift is expected to be non-linear. See the Analog Design Journal [Precision Voltage References](#) for more information on the box method. The box method equation is shown in [Equation 1](#):

$$\text{Drift} = \left[\frac{V_{\text{REF(MAX)}} - V_{\text{REF(MIN)}}}{V_{\text{REF(25}^\circ\text{C)}} \times \text{TemperatureRange}} \right] \times 10^6 \quad (1)$$




Figure 7-1. Output Voltage vs Free-Air Temperature

7.2 Long-Term Stability

Long-term stability is a key performance parameter for series voltage references in all precision applications. This is defined as variation of reference voltage over time. The long-term stability value is tested in a typical setup that reflects standard PCB board manufacturing practices. The boards are made of standard FR4 material, the board does not have special cuts or grooves around the devices or go through burn-in process to relieve the mechanical stress of the PCB. These conditions reflect real world use case scenario and common manufacturing techniques.

During the long-term stability testing, precautions are taken to make sure that only the long-term stability drift is being measured. The boards are maintained at 35°C ± 0.02°C in an oil bath. The oil bath makes sure that the temperature is constant across the device over time. The measurements are captured every 30 minutes with a calibrated 8.5 digit multimeter.

Typical long term stability characteristic are expressed as reference voltage deviation over time. [Figure 7-2](#) shows the typical drift value for the REF54 in SOIC package V_{REF} is 25ppm from 0 to 1000 hours. [Figure 7-4](#) shows the typical drift value for the REF54 in FKH package V_{REF} is 3ppm from 0 to 1000 hours. The REF54 experiences the highest drift in the initial 1000hr, subsequent deviation is typically lower than previous 1000 hours.




Figure 7-2. Long-Term Stability SOIC 2000 Hours (V_{REF})




Figure 7-3. Long-Term Stability SOIC 7500 Hours (V_{REF})




Figure 7-4. Long-Term Stability FKH 2000 Hours (V_{REF})




Figure 7-5. Long-Term Stability FKH 9000 Hours (V_{REF})

7.3 Noise Performance

7.3.1 1/f Noise

1/f noise, also known as flicker noise, is dominant mostly in the lower frequency bands. REF54 data sheet specifies flicker noise for 0.1Hz to 10Hz frequency band where 1/f noise has maximum power. Since the 1/f noise is an extremely low value, the frequency of interest is amplified and filtered through a precise band filter with very low noise floor as shown in [Figure 7-6](#).




Figure 7-6. 1/f Noise Test Setup

Figure 7-7 shows typical distribution of flicker noise for multiple devices where more than 1000 samples have been captured for each device.






Figure 7-7. 0.1Hz to 10Hz Voltage Noise Distribution (C_{NR} = Open)

Noise sensitive designs prefer the lowest 1/f noise for the highest precision measurements. REF54 offers NR pin which creates a low pass filters on the band gap with typical resistance of 14k Ω . 100 μ F capacitor on NR pin removes the whole band of flicker noise (0.1Hz) from the band gap reference as shown in Figure 7-8. A 10 μ F capacitor on the NR pin creates a 1Hz low-pass filter for the bandgap.



**Figure 7-8. 0.1Hz to 10Hz Voltage Noise
($C_{NR} = 100\mu\text{F}$)**



**Figure 7-9. 0.1Hz to 10Hz Voltage Noise
($C_{NR} = 10\mu\text{F}$)**

7.3.2 Broadband Noise

Broadband noise or white noise is flat over the whole spectrum which is restricted by the bandwidth of internal bandgap reference. The broadband noise is measured by high-pass filtering the output of the REF54 and measuring the result on a precision spectrum analyzer as shown in Figure 7-10. The DC component of the REF54 is removed by using a high-pass filter and then amplified. Two stages of small gain has been used to maximize the noise bandwidth analysis.






Figure 7-10. Broadband Noise Test Setup

Figure 7-11 shows the typical white noise floor for REF54. Designer can use NR pin to restrict the noise bandwidth to achieve required resolution for the signal chain. Connecting $1\mu\text{F}$ at NR pin creates a typical low pass filter of 12Hz for the band gap noise which reduces the white noise floor of REF54. Capacitor $> 1\mu\text{F}$ eliminates all the noise in $> 10\text{Hz}$ band.



**Figure 7-11. Noise Performance 10Hz to 100kHz
($C_{NR} = \text{Open}$)**



**Figure 7-12. Noise Performance 10Hz to 100kHz
($C_{OUT} = 10\mu\text{F}$)**

7.4 Thermal Hysteresis

Thermal hysteresis is measured with the REF54 soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. The first thermal cycle for C variant is shown in [Figure 7-13](#) and second cycle is shown in [Figure 7-14](#). Thermal hysteresis for REF54250CDR settles after first cycle. Hysteresis can be expressed by [Equation 2](#)

$$V_{\text{HYST}} = \left(\frac{|V_{\text{PRE}} - V_{\text{POST}}|}{V_{\text{NOM}}} \right) \times 10^6 (\text{ppm}) \quad (2)$$

where

- V_{HYST} = thermal hysteresis (in units of ppm)
- V_{NOM} = the specified output voltage
- V_{PRE} = output voltage measured at 25°C pre-temperature cycling
- V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range (for example, 0°C to 70°C) and returns to 25°C




Figure 7-13. Thermal Hysteresis Distribution (0°C to 70°C) - Cycle 1 (REF54250CDR)




Figure 7-14. Thermal Hysteresis Distribution (0°C to 70°C) - Cycle 2 (REF54250CDR)

7.5 Solder Heat Shift

The packaging materials of the REF54 have different coefficients of thermal expansion than the PCB material, resulting in stress change on the device die when the part is heated during soldering process and cooled down afterwards. Thermal shock due to reflow and stress change on the device die causes the output voltages to shift, degrading the initial accuracy performance of the product. Reflow soldering is a common cause of this error. To quantify the impact, 32 devices were soldered on printed circuit boards using lead-free solder paste and the paste manufacturer suggested reflow profile to illustrate this effect. The reflow profile is as shown in [Figure 7-15](#). The printed circuit board is comprised of FR4 material. The board thickness is 1.65mm and the area is 137mm × 168mm.

For recommended reflow profiles using 'Sn-Pb Eutectic Assembly' or 'Pb-Free Assembly' please refer JEDEC J-STD-020 standard.




Figure 7-15. Reflow Profile

The reference output voltage is measured before and after the reflow process. Solder shift depends on the size, thickness, and material of the printed circuit board. An important note is that the [Figure 7-16](#) displays the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the last pass to minimize the exposure to thermal stress.




Figure 7-16. Solder Shift

7.6 Power Dissipation

The REF54 voltage references are capable of source and sink up to 10mA of load current across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be carefully monitored to make sure that the device does not exceed the maximum power dissipation rating. The maximum power dissipation of the device can be calculated with [Equation 3](#):

$$T_J = T_A + P_D \times R_{\theta JA} \quad (3)$$

where

- P_D is the device power dissipation
- T_J is the device junction temperature
- T_A is the ambient temperature
- $R_{\theta JA}$ is the package (junction-to-air) thermal resistance

Because of this relationship, acceptable load current in high temperature conditions can be less than the maximum current-sourcing capability of the device. Do not operate the device outside of the maximum power rating because doing so can result in premature failure or permanent damage to the device.

8 Detailed Description

8.1 Overview

The REF54 is family of high precision series references that are designed for excellent initial voltage accuracy and drift over time and temperature, and offer excellent noise while consuming low power. The [Figure 8-1](#) is a simplified block diagram of the REF54 showing basic band-gap topology.

8.2 Functional Block Diagram




Figure 8-1. REF54 Functional Block Diagram

8.3 Feature Description

8.3.1 EN Pin

The output of REF54 comes in active state when EN pin voltage is more than 1.6V or EN pin is left floating. The enable feature of the REF54 is designed to achieve low quiescent current (I_Q). No current is drawn from EN pin when EN pin voltage is lower than VIN pin voltage. The device must be in active mode for normal operation. The REF54 can be placed in shutdown mode by pulling the EN pin low. When in shutdown mode, the output of the device is disabled and the quiescent current of the device reduces to 1.2 μ A in shutdown mode. The EN pin must not be pulled higher than VIN supply voltage. See the electrical table for logic high and logic low voltage levels.

8.3.2 NR Pin

Decoupling NR pin in REF54 creates a low pass filter in combination with the internal resistance of 14k Ω to eliminate internal band gap noise. Unlike regular low pass filter at the output of the reference, connecting a capacitor on NR pin does not affect the output impedance hence extra buffer is not needed. Leakage of the capacitor directly impacts the accuracy and temperature drift. If NR functionality is used, select a capacitor which has low leakage over temperature (film capacitors, COG are recommended). Note that using the capacitor on NR pin also increases start-up time.




Figure 8-2. Temperature Drift Comparison with Film and X7R and Electrolyte Capacitor on NR

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The REF54 is designed for the applications where high precision is required at lower power. Low temperature drift and noise makes the REF54 excellent attach for high precision data converters to achieve best gain drift and resolution.

Table 9-1. List of companion Data Converters with REF54

APPLICATION	DATA CONVERTER
Precision Data Acquisition	ADS8900B, ADS1278, ADS1262, DAC80501, DAC8562
Passive Seismic Monitoring	ADS1285
Industrial Instrumentation	ADS127L11, ADS8699, ADS1256, ADS1251, DAC9881, DAC8811, DAC1220, DAC80508
Test & Measurement	ADS1262, ADS8598H, ADS131M08, ADS8686S, ADS8881, DAC11001B, DAC91001A, DAC7744
Power Monitoring, PLC Analog I/O	ADS131E04, ADS131A02
Field Transmitters	ADS1247, ADS1220

9.2 Typical Applications

9.2.1 Basic Voltage Reference Connection

Figure 9-1 shows the basic configuration for the REF54 references. Connect bypass capacitor C_{IN} and output capacitor C_{OUT} as per the guidelines in Section 9.2.1.2.




Figure 9-1. Basic Reference Connection

9.2.1.1 Design Requirements

A detailed design procedure is based on a design example. For this design example, use the parameters listed in [Table 9-2](#) as the input parameters.

Table 9-2. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V_{IN}	3V
Input capacitor	0.1 μ F
Output capacitor	10 μ F



9.2.1.2 Detailed Design Procedure

A bulk capacitor (0.1 μ F to 10 μ F) must be connected to the supply to improve transient response in the applications where the supply voltage can fluctuate. Connect an additional 0.1 μ F capacitor at V_{IN} pin closer to the device to bypass high frequency supply noise.

A low ESR (maximum 1 Ω) capacitor of 1 μ F to 100 μ F must be connected to the output to provide stable output. For very low noise applications, special care must be taken with X7R and other MLCC capacitors due to piezoelectric effect. Piezoelectric property of multilayer ceramic capacitors (MLCC) can introduce a μ V range noise due to mechanical vibrations, potentially dominating the noise of the REF54. More information on how the piezoelectric effect can be explored in systems can be found in [Stress-induced outbursts: Microphonics in ceramic capacitors \(Part 1\)](#) and [Stress-induced outbursts: Microphonics in ceramic capacitors \(Part 2\)](#). Designer must use film capacitors for noise sensitive applications. TI recommends placing the REF54 reference as close to the load as possible to minimize IR drop due to trace resistance.

The transient startup response of the REF54 is shown in [Figure 9-2](#). The startup response of the REF54 family is dependent on the output and NR pin capacitor. Increasing the output capacitor improves the load transient performance of the device, however this also increases the startup time. [Figure 9-3](#) shows the startup time with $C_{NR} = 10\mu$ F, increases to 3seconds.

9.2.1.3 Application Curves



9.2.2 Reference Attach With High Precision ADC

High precision ADCs require external precision voltage references to achieve the best SNR and gain drift with temperature and time. REF54 has flat dynamic impedance at lower frequency. However the dynamic impedance increases for higher sampling rate. A low noise, low offset buffer with good bandwidth helps to improve THD and droop performance to achieve > 18bit ENOB at higher sampling rate. [Figure 9-4](#) shows evaluation circuit for ADS1285. [Figure 9-5](#) and [Figure 9-6](#) show the peak to peak code variation for constant DC input of 0V and 2.0796V respectively. The performance meets data sheet specifications of ADS1285 with REF54.




Figure 9-4. REF54 Attach With ADS1285




Figure 9-5. DC Measurement With ADS1285 (VIN = 0V)




Figure 9-6. DC Measurement With ADS1285 (VIN = 2.0796V)

9.3 Power Supply Recommendation

The REF54 family of references features a low-dropout voltage. These references can be operated with a supply of only 250mV above the output voltage for 5mA output current conditions. TI recommends a supply bypass capacitor ranging between 0.1 μ F to 10 μ F. REF54 family have excellent PSRR (100dB at 1Khz) which relaxes the requirement of clean power supply for the designer.

During start-up the REF54 can experience moments of high input current due to the output capacitors. The input current can momentarily rise to short circuit current I_{SC} .

9.4 Layout

9.4.1 Layout Guidelines

- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is from 0.1 μ F to 10 μ F. If necessary, additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. The smallest capacitor must be placed closest to the device.
- The output must be decoupled with a 1 μ F to 100 μ F low ESR (maximum 1 Ω) capacitor.
- Place a 1 μ F to 100 μ F low leakage noise filtering capacitor between the NR pin and ground.

9.4.2 Layout Example




Figure 9-7. Layout Example for SOIC package




Figure 9-8. Layout Example for FKH package

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Voltage Reference Design Tips For Data Converters](#)
- Texas Instruments, [Voltage Reference Selection Basics](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2025) to Revision D (June 2026)	Page
• Removed product preview from Package Information table for the LCCC package.....	1
• Changed the document status from <i>Production Data</i> to <i>Production Mix</i>	1
• Changed REF54500CFKHT, REF54410CFKHT, REF54250CFKHT, and REF54300CDR devices variant status from preview to production data.....	3
• Updated to clarify operating temperature range vs specified temperature range.....	3
• Added REF54250IDR and REF54410IDR as product preview devices.....	3
• Added I grade device temperature drift preview specification.....	6
• Updated 3V variant noise reduction capacitor = 100µF noise specification from 0.1 ppm p-p to 0.11 ppm p-p.	8
• Updated 4.096V variant noise reduction capacitor = 10µF noise specification from 0.2 ppm p-p to 0.24 ppm p-p.....	10
• Updated 4.096V variant noise reduction capacitor = 100µF noise specification from 0.09 ppm p-p to 0.11 ppm p-p.....	10
• Updated thermal hysteresis numbers for 4.096V variant to match 2.5V variants.....	10
• Added 3V, 4.5V, and 5V variants noise reduction capacitor = 10µF specification.....	12
• Updated 4.5V variant noise reduction capacitor = 100µF value from 0.08ppm p-p to 0.11ppm p-p.....	12

• Updated preview temperature drift from 0.5 ppm/°C to 0.8 ppm/°C for the ceramic package for the 2.5V, 4.096V, and 5V variants.	13
• Updated 5V variant noise reduction capacitor = 100µF value from 0.08 ppm p-p to 0.11 ppm p-p.....	13
• Added wideband noise specification with NR cap 1uF for 3V, 4.5V and 5V variants.....	13
• Added 9000 hours data to the long-term stability graph for FKH package and added temperature drift distribution for REF54xxxFKHT. Renamed plots to distinguish between REF54xxxFKHT and REF54xxxCDR. Figure 6-18 and Figure 6-20	15
• Added the 9000 hours long term stability data for FKH package to Figure 7-4	19
• Added layout example for FKH package.....	30

Changes from Revision B (June 2024) to Revision C (May 2025)	Page
• Added REF54xxxCFKH information throuout the data sheet.....	1
• Changed REF54500CDR device variant status from preview to production data. Added LCCC package variants in preview state.....	3
• Move REF54500CDR specifications from preview to released.....	13
• Added the 7500 hours long term stability data for SOIC package to Figure 7-3	19
• Added the 2000 hours long term stability data for FKH package to Figure 7-4	19

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
REF54250CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5425C
REF54250CDR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5425C
REF54300CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5430C
REF54410CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5441C
REF54410CDR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5441C
REF54500CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5450C
REF54500CDR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5450C

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF54250CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF54300CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF54410CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF54500CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF54250CDR	SOIC	D	8	3000	353.0	353.0	32.0
REF54300CDR	SOIC	D	8	3000	353.0	353.0	32.0
REF54410CDR	SOIC	D	8	3000	353.0	353.0	32.0
REF54500CDR	SOIC	D	8	3000	353.0	353.0	32.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025