

OPA2356-EP 200-MHz, CMOS operational amplifier

1 Features

- Unity-gain bandwidth: 450 MHz
- Wide bandwidth: 200-MHz GBW
- High slew rate: 360 V/μs
- Low noise: 5.8 nV/√Hz
- Excellent video performance:
 - Differential gain: 0.02%
 - Differential phase: 0.05°
 - 0.1-dB gain flatness: 75 MHz
- Input range includes ground
- Rail-to-rail output (within 100 mV)
- Low input bias current: 3 pA
- Thermal shutdown
- Single-supply operating range: 2.5 V to 5.5 V
- Microsize packages
- Supports defense, aerospace, and medical applications:
 - Controlled baseline
 - Available in military (−55°C to 125°C) temperature range
 - Extended product life cycle
 - Extended product-change notification
 - Product traceability

2 Applications

- Video processing
- Optical networking, tunable lasers
- Photodiode transimpedance amplifiers
- Active filters
- High-speed integrators
- Analog-to-digital converter (ADC) input buffers
- Digital-to-analog converter (DAC) output amplifiers
- Communications

3 Description

The OPA2356-EP high-speed, voltage-feedback CMOS operational amplifier is designed for video and other applications requiring wide bandwidth. The OPA2356-EP is unity-gain stable and can drive large output currents. Differential gain is 0.02% and differential phase is 0.05°. Quiescent current is only 8.3 mA per channel.

The OPA2356-EP is optimized for operation on single or dual supplies as low as 2.5 V (± 1.25 V) and up to 5.5 V (± 2.75 V). The common-mode input range for the OPA2356-EP extends 100 mV below ground and up to 1.5 V from V+. The output swing is within 100 mV of the rails, supporting wide dynamic range.


The OPA2356-EP is available in dual (VSSOP-8) versions. These versions feature completely independent circuitry for lowest crosstalk and freedom from interaction. The OPA2356-EP are specified over the extended -55°C to 125°C range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA2356MDGKREP	VSSOP (8)	3.00 mm × 3.00 mm
OPA2356MDGKTEP		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents


1	Features	1	7.4	Device Functional Modes	13
2	Applications	1	8	Application and Implementation	14
3	Description	1	8.1	Application Information	14
4	Revision History	2	8.2	Typical Applications	14
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	19
6	Specifications	4	10	Layout	20
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	20
6.2	ESD Ratings	4	10.2	Layout Example	20
6.3	Recommended Operating Conditions	4	11	Device and Documentation Support	21
6.4	Thermal Information	4	11.1	Documentation Support	21
6.5	Electrical Characteristics	5	11.2	Receiving Notification of Documentation Updates	21
6.6	Typical Characteristics	7	11.3	Community Resources	21
7	Detailed Description	12	11.4	Trademarks	21
7.1	Overview	12	11.5	Electrostatic Discharge Caution	21
7.2	Functional Block Diagram	12	11.6	Glossary	21
7.3	Feature Description	13	12	Mechanical, Packaging, and Orderable	
				Information	22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
February 2019	*	Initial release.

5 Pin Configuration and Functions



NOTE: NC means no internal connection.

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
-In A	2	I	Inverting input pin, channel A.
-In B	6	I	Inverting input pin, channel B.
+In A	3	I	Noninverting input pin, channel A.
+In B	5	I	Noninverting input pin, channel B.
Out A	1	O	Output pin, channel A.
Out B	7	O	Output pin, channel B.
V-	4	—	Negative power supply.
V+	8	—	Positive power supply.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_S	Supply voltage, V+ to V-		7.5	V
	Signal input pins, voltage ⁽²⁾	(V-) - 0.5	(V+) + 0.5	V
	Signal input pins, current ⁽²⁾		10	mA
	Output short-circuit ⁽³⁾		Continuous	
T_A	Operating temperature	-55	150	°C
T_J	Junction temperature		160	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.
- (3) Short-circuit to ground one amplifier per package.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage, V- to V+	2.7	5.5	V
T_A	Operating free-air temperature	-55	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	OPA2356-EP	UNIT
	DGK (VSSOP)	
	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	171.4
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	60.2
$R_{\theta JB}$	Junction-to-board thermal resistance	92.5
ψ_{JT}	Junction-to-top characterization parameter	7.3
ψ_{JB}	Junction-to-board characterization parameter	90.9

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = -55^\circ\text{C}$ to 125°C , $R_F = 604 \Omega$, and $R_L = 150 \Omega$ connected to $V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET VOLTAGE							
V_{OS}	Input offset voltage	$V_S = 5 \text{ V}$		± 2	± 9	mV	
		$T_A = -55^\circ\text{C}$ to 125°C			± 15		
$\Delta V_{OS}/\Delta T$	Offset voltage drift over temperature	$T_A = -55^\circ\text{C}$ to 125°C		± 7		$\mu\text{V}/^\circ\text{C}$	
PSRR	Offset voltage drift vs power supply	$V_S = 2.7 \text{ V}$ to 5.5 V , $V_{CM} = V_S / 2 - 0.15 \text{ V}$		± 80	± 350	$\mu\text{V}/\text{V}$	
INPUT BIAS CURRENT							
I_B	Input bias current		3	± 50		pA	
I_{OS}	Input offset current			± 1	± 50	pA	
NOISE							
V_n	Input voltage noise density	$f = 1 \text{ MHz}$		5.8		$\text{nV}/\sqrt{\text{Hz}}$	
I_n	Current noise density	$f = 1 \text{ MHz}$		50		$\text{fA}/\sqrt{\text{Hz}}$	
INPUT VOLTAGE RANGE							
V_{CM}	Input common-mode voltage range		$(V-) - 0.1$		$(V+) - 1.5$	V	
CMRR	Input common-mode rejection ratio	$V_S = 5.5 \text{ V}$, $-0.1 \text{ V} < V_{CM} < 4 \text{ V}$	66	80		dB	
		$T_A = -55^\circ\text{C}$ to 125°C	66				
INPUT IMPEDANCE							
Differential input impedance			$10^{13} \parallel 1.5$			$\Omega \parallel \text{pF}$	
Common-mode input impedance			$10^{13} \parallel 1.5$			$\Omega \parallel \text{pF}$	
OPEN-LOOP GAIN							
Open-loop gain		$V_S = 5 \text{ V}$, $0.4 \text{ V} < V_O < 4.6 \text{ V}$, $T_A = -55^\circ\text{C}$ to 125°C	80			dB	
FREQUENCY RESPONSE							
$f_{-3\text{dB}}$	Small-signal bandwidth	$G = 1$, $V_O = 100 \text{ mVp-p}$, $R_F = 0 \Omega$	450			MHz	
		$G = 2$, $V_O = 100 \text{ mVp-p}$, $R_L = 50 \Omega$	100				
		$G = 2$, $V_O = 100 \text{ mVp-p}$, $R_L = 150 \Omega$	170				
		$G = 2$, $V_O = 100 \text{ mVp-p}$, $R_L = 1 \text{ k}\Omega$	200				
GBW	Gain-bandwidth product	$G = 10$, $R_L = 1 \text{ k}\Omega$	200			MHz	
$f_{0.1\text{dB}}$	Bandwidth for 0.1-dB gain flatness	$G = 2$, $V_O = 100 \text{ mVp-p}$, $R_F = 560 \Omega$	75			MHz	
SR	Slew rate	$V_S = 5 \text{ V}$, $G = 2$, 2-V output step	300			$\text{V}/\mu\text{s}$	
			-360				
Rise and fall times		$G = 2$, $V_O = 200 \text{ mVp-p}$, 10% to 90%	2.4			ns	
		$G = 2$, $V_O = 2 \text{ Vp-p}$, 10% to 90%	8				
Settling time	0.1%	$V_S = 5 \text{ V}$, $G = 2$, 2-V output step	30			ns	
	0.01%		120				
Overload recovery time		$V_{IN} \times \text{Gain} = V_S$	8			ns	
Harmonic distortion	Second harmonic	$G = 2$, $f = 1 \text{ MHz}$, $V_O = 2 \text{ Vp-p}$, $R_L = 200 \Omega$	-81			dBc	
	Third harmonic		-93				
Differential gain error		NTSC, $R_L = 150 \Omega$	0.02%				
Differential phase error		NTSC, $R_L = 150 \Omega$	0.05			°	
Channel-to-channel crosstalk		$f = 5 \text{ MHz}$	-90			dB	

Electrical Characteristics (continued)

at $T_A = -55^\circ\text{C}$ to 125°C , $R_F = 604 \Omega$, and $R_L = 150 \Omega$ connected to $V_S / 2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT						
Voltage output swing from rail	$V_S = 5 \text{ V}$, $R_L = 150 \Omega$, $A_{OL} > 84 \text{ dB}$	0.2	0.3		V	
	$V_S = 5 \text{ V}$, $R_L = 1 \text{ k}\Omega$	0.1				
	$I_O = \pm 100 \text{ mA}$	0.8	1			
I_O	Continuous output current ⁽¹⁾	± 60		mA		
I_O	$V_S = 5 \text{ V}$	± 100		mA		
	$V_S = 3 \text{ V}$	± 80				
Short-circuit current		250		mA		
		-200				
Closed-loop output impedance		0.02		Ω		
POWER SUPPLY						
I_Q	$V_S = 5 \text{ V}$, $I_O = 0 \text{ V}$	8.3		11	mA	
	$T_A = -55^\circ\text{C}$ to 125°C			14		
THERMAL SHUTDOWN						
Junction temperature	Shutdown	160		$^\circ\text{C}$		
	Reset from shutdown	140				

(1) See [Figure 20](#).

6.6 Typical Characteristics

at $T_A = -55^\circ\text{C}$ to 125°C , $V_S = 5\text{ V}$, $G = 2$, $R_F = 604\ \Omega$, and $R_L = 150\ \Omega$ connected to $V_S / 2$ (unless otherwise noted)




Figure 1. Noninverting Small-Signal Frequency Response




Figure 2. Inverting Small-Signal Frequency Response




Figure 3. Noninverting Small-Signal Step Response




Figure 4. Noninverting Large-Signal Step Response




Figure 5. 0.1-dB Gain Flatness for Various R_F




Figure 6. Harmonic Distortion vs Output Voltage

Typical Characteristics (continued)

at $T_A = -55^\circ\text{C}$ to 125°C , $V_S = 5\text{ V}$, $G = 2$, $R_F = 604\ \Omega$, and $R_L = 150\ \Omega$ connected to $V_S / 2$ (unless otherwise noted)




Figure 7. Harmonic Distortion vs Noninverting Gain




Figure 8. Harmonic Distortion vs Inverting Gain




Figure 9. Harmonic Distortion vs Frequency




Figure 10. Harmonic Distortion vs Load Resistance




Figure 11. Input Voltage and Current Noise Spectral Density vs Frequency





Figure 12. Frequency Response for Various R_L

Typical Characteristics (continued)

at $T_A = -55^\circ\text{C}$ to 125°C , $V_S = 5\text{ V}$, $G = 2$, $R_F = 604\ \Omega$, and $R_L = 150\ \Omega$ connected to $V_S / 2$ (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = -55^\circ\text{C}$ to 125°C , $V_S = 5\text{ V}$, $G = 2$, $R_F = 604\ \Omega$, and $R_L = 150\ \Omega$ connected to $V_S / 2$ (unless otherwise noted)




Figure 19. Input Bias Current vs Temperature




Figure 20. Output Voltage Swing vs Output Current




Figure 21. Supply Current vs Temperature




Figure 22. Output Voltage Swing vs Output Current




Figure 23. Closed-Loop Output Impedance vs Frequency





Figure 24. Maximum Output Voltage vs Frequency

Typical Characteristics (continued)

at $T_A = -55^{\circ}\text{C}$ to 125°C , $V_S = 5\text{ V}$, $G = 2$, $R_F = 604\text{ }\Omega$, and $R_L = 150\text{ }\Omega$ connected to $V_S / 2$ (unless otherwise noted)



7 Detailed Description


7.1 Overview

The OPA2356-EP is a CMOS, high-speed, voltage feedback, operational amplifier designed for video and other general-purpose applications. The OPA2356-EP is available as a dual op amp.

The amplifier features a 200-MHz gain bandwidth and 360-V/μs slew rate, but is unity-gain stable and can be operated as a 1-V/V voltage follower.

The OPA2356-EP input common-mode voltage range includes ground, allowing the amplifier to be used in virtually any single-supply application up to a supply voltage of 5.5 V.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The OPA2356-EP is specified over a power-supply range of 2.7 V to 5.5 V (± 1.35 V to ± 2.75 V). However, the supply voltage may range from 2.5 V to 5.5 V (± 1.25 V to ± 2.75 V). Supply voltages higher than 7.5 V (absolute maximum) can permanently damage the amplifier.

Parameters that vary significantly over supply voltage or temperature are shown in the *Typical Characteristics* section of this data sheet.

7.3.2 Output Drive

The output stage of the OPA2356-EP is capable of driving a standard back-terminated 75- Ω video cable. A back-terminated transmission line does not exhibit a capacitive load to its driver. A properly back-terminated 75- Ω cable does not appear as capacitance; the cable presents only a 150- Ω resistive load to the OPA2356-EP output.

The output stage can supply high short-circuit current (typically over 200 mA). Therefore, an on-chip thermal shutdown circuit is provided to protect the OPA2356-EP from dangerously high junction temperatures. At 160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below 140°C.

NOTE

TI does not recommend running a continuous dc current in excess of ± 60 mA. See [Figure 20](#) in the *Typical Characteristics* section.

7.4 Device Functional Modes

The OPA2356-EP is powered on when the supply is connected. The device can operate as a single-supply operational amplifier or dual-supply amplifier depending on the application. The device can also be used with asymmetrical supplies as long as the differential voltage (V₋ to V₊) is at least 1.8 V and no greater than 5.5 V (for example, V₋ is set to -3.5 V and V₊ is set to 1.5 V).

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPA2356-EP is a CMOS, high-speed, voltage-feedback, operational amplifier (op amp) designed for general-purpose applications.

The amplifier features a 200-MHz gain bandwidth and 300-V/μs slew rate, but the device is unity-gain stable and operates as a 1-V/V voltage follower.


The input common-mode voltage range of the device includes ground, which allows the OPA2356-EP to be used in virtually any single-supply application up to a supply voltage of 5.5 V.

8.2 Typical Applications

8.2.1 Transimpedance Amplifier

Wide gain bandwidth, low input bias current, low input voltage, and current noise make the OPA2356-EP a preferred wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in [Figure 30](#), are the expected diode capacitance ($C_{(D)}$), which must include the parasitic input common-mode and differential-mode input capacitance (4 pF + 5 pF), the desired transimpedance gain ($R_{(FB)}$), and the gain-bandwidth (GBW) for the OPA2356-EP (20 MHz). With these three variables set, the feedback capacitor value ($C_{(FB)}$) is set to control the frequency response. $C_{(FB)}$ includes the stray capacitance of $R_{(FB)}$, which is 0.2 pF for a typical surface-mount resistor.



(1) $C_{(FB)}$ is optional to prevent gain peaking. $C_{(FB)}$ includes the stray capacitance of $R_{(FB)}$.

Figure 30. Dual-Supply Transimpedance Amplifier

8.2.1.1 Design Requirements

PARAMETER	VALUE
Supply voltage $V_{(V+)}$	2.5 V
Supply voltage $V_{(V-)}$	-2.5 V

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the OPA2356 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.1.2.2 OPA2356-EP Design Procedure

To achieve a maximally-flat, second-order Butterworth frequency response, the feedback pole must be set to:

$$\frac{1}{2 \times \pi \times R_{(FB)} \times C_{(FB)}} = \sqrt{\frac{GBW}{4 \times \pi \times R_{(FB)} \times C_{(D)}}} \quad (1)$$

Use [Equation 2](#) to calculate the bandwidth.

$$f_{(-3 \text{ dB})} = \sqrt{\frac{GBW}{2 \times \pi \times R_{(FB)} \times C_{(D)}}} \quad (2)$$

For single-supply applications, the $+IN_x$ input can be biased with a positive DC voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail; this configuration is shown in [Figure 31](#). This bias voltage appears across the photodiode, providing a reverse bias for faster operation.




Figure 31. Single-Supply Transimpedance Amplifier

For additional information, see the [Compensate transimpedance amplifiers intuitively](#) application report.


8.2.1.2.2.1 Optimizing the Transimpedance Circuit

To achieve the best performance, select components according to the following guidelines:

1. For lowest noise, select $R_{(FB)}$ to create the total required gain. Using a lower value for $R_{(FB)}$ and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by $R_{(FB)}$ increases with the square-root of $R_{(FB)}$, whereas the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.
2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to amplify (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a photodiode can significantly reduce the capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.
3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the $R_{(FB)}$ to limit bandwidth, even if not required for stability.
4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, see the [Noise analysis of FET transimpedance amplifiers](#) and [Noise analysis for high-speed op amps](#) application reports.

8.2.1.3 Application Curve



–3-dB bandwidth is 4.56 MHz

Figure 32. AC Transfer Function

8.2.2 High-Impedance Sensor Interface

Many sensors have high source impedances that may range up to $10 \text{ M}\Omega$, or even higher. The output signal of sensors often must be amplified or otherwise conditioned by means of an amplifier. The input bias current of this amplifier can load the sensor output and cause a voltage drop across the source resistance, as shown in [Figure 33](#), where $(V_{(+INx)} = V_S - I_{(BIAS)} \times R_{(S)})$. The last term, $I_{(BIAS)} \times R_{(S)}$, shows the voltage drop across $R_{(S)}$. To prevent errors introduced to the system as a result of this voltage, an op amp with very low input bias current must be used with high impedance sensors. This low current keeps the error contribution by $I_{(BIAS)} \times R_{(S)}$ less than the input voltage noise of the amplifier, so that the input voltage noise does not become the dominant noise factor. The OPA2356-EP op amp features very low input bias current (typically 200 fA) and is therefore a preferred choice for such applications.





Figure 33. Noise as a Result of $I_{(BIAS)}$

8.2.3 Driving ADCs

The OPA2356-EP op amps are designed for driving sampling analog-to-digital converters (ADCs) with sampling speeds up to 1 MSPS. The zero-crossover distortion input stage topology allows the OPA2356-EP to drive ADCs without degradation of differential linearity and THD.

The OPA2356-EP can be used to buffer the ADC switched input capacitance and resulting charge injection while providing signal gain. [Figure 34](#) shows the OPA2356-EP configured to drive the [ADS8326](#).



- (1) Suggested value; may require adjustment based on specific application.
- (2) Single-supply applications lose a small number of ADC codes near ground as a result of op amp output swing limitation. If a negative power supply is available, this simple circuit creates a -0.3-V supply to allow output swing to true ground potential.

Figure 34. Driving the ADS8326

8.2.4 Active Filter

The OPA2356-EP is designed for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. [Figure 35](#) depicts a 500-kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components are selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is -40 dB/dec. The Butterworth response is preferred for applications requiring predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of the following options:

1. Adding an inverting amplifier,
2. Adding an additional second-order MFB stage,
3. Using a noninverting filter topology, such as the Sallen-Key (see [Figure 36](#)).

MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's *FilterPro™* program. This software is available as a free download at www.ti.com.




Figure 35. Second-Order Butterworth 500-kHz Low-Pass Filter




Figure 36. OPA2356-EP Configured as a Three-Pole, 20-kHz, Sallen-Key Filter

9 Power Supply Recommendations

The OPA2356-EP is specified for operation from 2.7 to 5.5 V (± 1.35 to ± 2.75 V); many specifications apply from -55°C to 125°C . Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics* section.

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

Power dissipation depends on power-supply voltage, signal, and load conditions. With DC signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor, $V_S - V_O$. Minimize power dissipation by using the lowest possible power-supply voltage required to ensure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a DC output voltage of one-half the power-supply voltage. Dissipation with AC signals is lower.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit junction temperature to 150°C maximum. To estimate the margin of safety in a complete design, increase the ambient temperature to trigger the thermal protection at 160°C . The thermal protection must trigger more than 35°C above the maximum expected ambient condition of the application.

10 Layout

10.1 Layout Guidelines

Good high-frequency PC board layout techniques should be employed for the OPA2356-EP. Generous use of ground planes, short direct signal traces, and a suitable bypass capacitor located at the V+ pin assure clean, stable operation. Large areas of copper also provide a means of dissipating heat that is generated within the amplifier in normal operation.

Sockets are not recommended for use with any high-speed amplifier.

A 10- μ F ceramic bypass capacitor is the minimum recommended value; adding a 1- μ F or larger tantalum capacitor in parallel can be beneficial when driving a low-resistance load. Providing adequate bypass capacitance is essential to achieving very low harmonic and intermodulation distortion.

10.2 Layout Example




Figure 37. Example Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Compensate transimpedance amplifiers intuitively* application report
- Texas Instruments, *Noise analysis of FET transimpedance amplifiers* application report
- Texas Instruments, *Noise analysis for high-speed op amps* application report
- Texas Instruments, *FilterPro™* user's guide

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

FilterPro is a trademark of Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2356MDGKREP	Last Time Buy	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	AYIH
OPA2356MDGKTEP	Last Time Buy	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	AYIH
V62/18609-01XE	Last Time Buy	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	AYIH
V62/18609-01XE-R	Last Time Buy	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	AYIH

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a " ~ " will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2356-EP :


- Catalog : [OPA2356](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2356MDGKREP	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2356MDGKTEP	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2356MDGKREP	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2356MDGKTEP	VSSOP	DGK	8	250	213.0	191.0	35.0


PACKAGE OUTLINE

DGK0008A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025